

## CY62187EV30 MoBL®

# 64-Mbit (4 M × 16) Static RAM

#### **Features**

- Very high speed ☐ 55 ns
- Wide voltage range ☐ 2.2 V to 3.7 V
- Ultra low standby power
  - Typical standby current: 8 μA
  - Maximum standby current: 48 μA
- Ultra low active power
  - □ Typical active current: 7.5 mA at f = 1 MHz
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub> and OE features
- Automatic power down when deselected
- CMOS for optimum speed and power
- Available in Pb-free 48-ball FBGA package

### **Functional Description**


The CY62187EV30 is a high performance CMOS static RAM organized as 4 M words by 16-bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW or both  $\overline{BHE}$  and  $\overline{BLE}$  are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when: deselected ( $\overline{CE}_1$ HIGH or  $\overline{CE}_2$  LOW), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH and  $\overline{WE}$  LOW).

To write to the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_2$ 1). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_15$ ) is written into the location specified on the address pins (A $_0$  through A $_2$ 1).

To read from the device, take <u>Chip Enables</u> ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) <u>and Output Enable</u> ( $\overline{\text{OE}}$ ) LOW <u>while</u> forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified <u>by the</u> address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the <u>Truth Table</u> on page 9 for a complete description of read and write modes.

Cypress Semiconductor Corporation
Document Number: 001-48998 Rev. \*G









#### Contents


Pin Configuration	4
Product Portfolio	
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	5
Capacitance	5
Thermal Resistance	6
Data Retention Characteristics	6
Switching Characteristics	7
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagram	13
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC Solutions	15



## **Pin Configuration**

Figure 1. 48-ball FBGA



#### **Product Portfolio**

							Power D	issipation	1	
Product	V <sub>CC</sub> Range (V)			Speed (ns)	Operating I <sub>CC</sub> (mA)				Standby I (A)	
				f = 1 MHz		f = f <sub>Max</sub>		Standby I <sub>SB2</sub> (μA)		
	Min	<b>Typ</b> <sup>[1]</sup>	Max		<b>Typ</b> <sup>[1]</sup>	Max	<b>Typ</b> <sup>[1]</sup>	Max	<b>Typ</b> <sup>[1]</sup>	Max
CY62187EV30LL	2.2	3.0	3.7	55	7.5	9	45	55	8	48

#### Note

<sup>1.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied ...... -55 °C to +125 °C Supply Voltage to Ground Potential......-0.3 V to V<sub>CC(max)</sub> + 0.3 V DC Voltage Applied to Outputs in High Z State  $^{[2,\,3]}.....-0.3$  V to V $_{\rm CC(max)}$  + 0.3 V

DC Input Voltage [2, 3]0.3 V to V <sub>0</sub>	<sub>CC (max)</sub> + 0.3 V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

## **Operating Range**

Device	Range	Ambient Temperature	$V_{CC}^{[4]}$	
CY62187EV30LL	Industrial	-40 °C to +85 °C	2.2 V to 3.7 V	

#### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Took Co	Test Conditions		55 ns			
raiailletei	Description	lest Co	rest Conditions			Max	Unit	
V <sub>OH</sub>	Output HIGH voltage	$2.2 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$	$I_{OH} = -0.1 \text{ mA}$	2.0	_	_	V	
		$2.7 \text{ V} \leq \text{V}_{CC} \leq 3.7 \text{ V}$	$I_{OH} = -1.0 \text{ mA}$	2.4	_	_	V	
V <sub>OL</sub>	Output LOW voltage	2.2 V ≤ V <sub>CC</sub> ≤ 2.7 V	$I_{OL} = 0.1 \text{ mA}$	_	_	0.4	V	
		$2.7 \text{ V} \leq \text{V}_{CC} \leq 3.7 \text{ V}$	I <sub>OL</sub> = 2.1 mA	_	_	0.4	V	
$V_{IH}$	Input HIGH voltage	$2.2 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$	1	1.8	_	V <sub>CC</sub> + 0.3 V	V	
		$2.7 \text{ V} \leq \text{V}_{CC} \leq 3.7 \text{ V}$		2.2	_	V <sub>CC</sub> + 0.3 V	V	
$V_{IL}$	Input LOW voltage	2.2 V≤ V <sub>CC</sub> ≤ 2.7 V		-0.3	_	0.6	V	
		$2.7 \text{ V} \leq \text{V}_{CC} \leq 3.7 \text{ V}$		-0.3	_	0.8 <sup>[6]</sup>	V	
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	_	+1	μΑ	
I <sub>OZ</sub>	Output leakage current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , out	out disabled	-1	_	+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{Max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	45	55	mA	
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	7.5	9	mA	
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power down current—CMOS inputs	$\frac{\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or}}{(\text{BHE and BLE}) \ge V_{CC}}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or V}}$ $V_{CC} = 3.7 \text{ V}$	-0.2  V	_	8	48	μА	

## Capacitance

Parameter <sup>[8]</sup>	Description			Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz}, V_{CC} = V_{CC(typ)}$	25	pF
C <sub>OUT</sub>	Output capacitance		35	pF

- V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
   V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
   Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Under DC conditions the device meets a V<sub>IL</sub> of 0.8 V. However, in dynamic conditions input LOW Voltage applied to the device must not be higher than 0.7 V.
   Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) and Byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
- Tested initially and after any design or process changes that may affect these parameters.



#### **Thermal Resistance**

Parameter <sup>[9]</sup>	Description	Test Conditions	FBGA	Unit
$\theta_{JA}$		Still Air, soldered on a 3 x 4.5 inch, 2-layer printed circuit board	59.06	°C/W
θЈС	Thermal resistance (junction to case)		14.08	°C/W

Figure 2. AC Test Loads and Waveforms




Table 1. AC Test Loads


Parameter	2.5 V	3.3 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
$V_{TH}$	1.20	1.75	V

#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[10]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.5	_	_	V
I <sub>CCDR</sub> [11]	Data retention current	$V_{CC}$ = 1.5 $V$ , $\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V or } (BHE \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V, } V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	-	48	μА
t <sub>CDR</sub> <sup>[9]</sup>	Chip deselect to data retention time		0	_	-	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		55	_	_	ns

Figure 3. Data Retention Waveform [13]



- Notes

  9. Tested initially and after any design or process changes that may affect these parameters.

  10. Typical values <u>are</u> included for reference only an<u>d are</u> not <u>guaranteed</u> or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  11. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) and Byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

  12. <u>Full device</u> operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

  13. BHE.BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



## **Switching Characteristics**

Over the Operating Range

Parameter <sup>[14]</sup>	Description	55	ns	Unit
Parameter	Description	Min	Max	Unit
Read Cycle				•
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid	_	55	ns
t <sub>OHA</sub>	Data hold from address change	6	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	25	ns
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[15]</sup>	5	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[15, 16]</sup>	_	20	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to low Z <sup>[15]</sup>	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to high Z <sup>[15, 16]</sup>	_	20	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power up	0	-	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power down	_	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to low Z [15]	10	-	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to high Z [15, 16]	_	20	ns
Write Cycle <sup>[17]</sup>				•
t <sub>WC</sub>	Write cycle time	55	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	45	_	ns
t <sub>AW</sub>	Address setup to write end	45	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	40	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	45	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[15, 16]</sup>	_	20	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[15]</sup>	10	_	ns

<sup>Notes
14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V<sub>TH</sub>, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Table 1 on page 6.
15. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
16. t<sub>HZCE</sub>, t<sub>HZEB</sub>, t<sub>HZEB</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedence state.
17. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.</sup> 



## **Switching Waveforms**

Figure 4. Read Cycle 1 (Address Transition Controlled)[18, 19]





Figure 5. Read Cycle 2 (OE Controlled)[19, 20]



<sup>18.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $\overline{CE}_2 = V_{IH}$ .

19.  $\overline{WE}$  is HIGH for read cycle.

20. Address valid prior to or coincident with  $\overline{\overline{CE}}_1$ ,  $\overline{\overline{BHE}}$ ,  $\overline{\overline{BLE}}$  transition LOW and  $\overline{CE}_2$  transition HIGH.



## Switching Waveforms (continued)

Figure 6. Write Cycle 1 (WE Controlled) [21, 22, 23, 24]





Figure 7. Write Cycle 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [21, 22, 23, 24]



- 21. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates
- 22. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

  23. If  $\overline{CE}_1$  goes HIGH and  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.
- 24. During this period the I/Os are in output state and input signals should not be applied.



## Switching Waveforms (continued)

Figure 8. Write Cycle 3 (WE Controlled, OE LOW)<sup>[25, 26]</sup>





Figure 9. Write Cycle 4 (BHE/BLE Controlled, OE LOW)[25,26]



<sup>25.</sup> If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state. 26. During this period the I/Os are in output state and input signals should not be applied.



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs Outputs	Mode	Power
Н	X <sup>[27]</sup>	Х	Х	X <sup>[27]</sup>	X <sup>[27]</sup>	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[27]</sup>	L	Х	Х	X <sup>[27]</sup>	X <sup>[27]</sup>	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[27]</sup>	X <sup>[27]</sup>	Х	Х	Н	Н	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data In (I/O <sub>8</sub> -I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )


Note
27. The 'X' (Don't care) state for the chip enables and byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



## **Ordering Information**

Speed (ns)		Ordering Code	Package Diagram	Package Type	Operating Range
	55	CY62187EV30LL-55BAXI	001-50044	48-ball fine pitch ball grid array (8 x 9.5 x 1.4 mm) Pb-free	Industrial


## **Ordering Code Definitions**





# **Package Diagram**

Figure 10. 48-ball FBGA (8  $\times$  9.5  $\times$  1.4 mm)



## **Acronyms**

Acronym	Description	
BHE	byte high enable	
BLE	byte low enable	
CMOS	complementary metal oxide semiconductor	
CE	chip enable	
I/O	input/output	
ŌĒ	output enable	
SRAM	static random access memory	
FBGA	fine-pitch ball grid array	
WE	write enable	

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	mega hertz				
μΑ	microampere				
mA	milliampere				
ms	millisecond				
ns	nanosecond				
Ω	ohms				
%	percent				
pF	picofarad				
V	volt				
W	watt				



# **Document History Page**

Document Title: CY62187EV30 MoBL® 64-Mbit (4 M × 16) Static RAM Document Number: 001-48998					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	2595932	VKN/PYRS	10/24/08	New Datasheet	
*A	2644442	VKN/PYRS	01/23/09	Updated the Package diagram on page 10	
*B	2672650	VKN/PYRS	03/12/09	Extended the $V_{CC}$ range to 3.7V Added 55 ns speed bin and it's related information Changed $I_{CC}$ (typ) from 2.5 mA to 3.5 mA at f = 1 MHz Changed $I_{CC}$ (max) from 4 mA to 6 mA at f = 1 MHz For 70 ns speed, changed $I_{CC}$ (typ) form 33 mA to 28 mA at f = $f_{MAX}$ For 70 ns speed, changed $I_{CC}$ (max) from 40 mA to 45 mA at f = $f_{MAX}$ For 70 ns speed, changed $I_{CC}$ (max) from 45 to 50 ns, $I_{SD}$ from 30 to 35 ns Modified footnote #6 Changed 48-Ball FBGA package dimensions from 8 x 9.5 x 1.6 mm to 8 x 9.5 x 1.4 mm and updated package diagram on page 10	
*C	2737164	VKN/AESA	07/13/09	Converted from preliminary to final Changed $I_{CC(typ)}$ from 3.5 mA to 4 mA at f = 1 MHz Changed $I_{CC(typ)}$ from 3.5 mA to 45 mA and from 28 mA to 35 mA for the speeds 50 ns and 70 ns respectively at f = $f_{max}$ Included $V_{CC}$ range in the test condition of the "Electrical Characteristics" table for the spees $V_{OH}$ , $V_{OL}$ , $V_{IH}$ , $V_{IL}$ Changed $V_{IL(max)}$ from 0.8V to 0.7V for $V_{CC}$ = 2.7V to 3.7V Changed $C_{IN}$ spec from 20 pF to 25 pF and $C_{OUT}$ spec from 20 pF to 35 pF Included thermal spees for 48-FBGA Included $V_{CC}$ range for $V_{TH}$ spec in the AC test load table Changed $V_{LZBE}$ spec from 5 ns to 10 ns Added footnote #20 related to chip enable	
*D	2765892	VKN	09/18/09	Removed 70 ns speed For 55 ns speed, at f = 1 MHz, changed $I_{CC  (max)}$ spec from 6 mA to 9 mA Changed $I_{CC  (typ)}$ from 4 mA to 7.5 mA at f = 1 MHz	
*E	3177000	AJU	02/18/2011	Updated Features (Corrected I <sub>CC(typ)</sub> from 4 mA to 7.5 mA). Updated Pin Configuration (Renamed Figure 1 as "48-ball FBGA"). Updated Product Portfolio (Corrected I <sub>CC(typ)</sub> from 4 mA to 7.5 mA). Updated Electrical Characteristics (Included BHE and BLE in I <sub>SB2</sub> test conditions to reflect Byte power down feature). Updated Table 1 on page 6 (AC Test Loads). Updated Data Retention Characteristics (Included BHE and BLE in I <sub>CCDR</sub> test conditions to reflect Byte power down feature, corrected t <sub>R(min)</sub> from t <sub>RC</sub> to 55 ns). Added Ordering Code Definitions. Updated Package Diagram. Added Acronyms and Units of Measure. Changed all instances of IO to I/O. Updated in new template.	
*F	3282088	RAME	06/14/2011	Updated template as per current Cypress standards. Removed reference to AN1064 SRAM system guidelines. Changed the $V_{IL}$ parameter max value to 0.8 V for test condition 2.7 V $\leq$ V <sub>CC</sub> $\leq$ 3.7 V and referenced to footnote # 6.	
*G	3785005	TAVA	10/18/2012	Minor Text Modifications. Updated Package Diagram (from Rev *C to *D).	



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at www.cypress.com/sales.

#### **Products**

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc
cypress.com/go/plc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-48998 Rev. \*G

Revised October 18, 2012