



## Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	V <sub>OUT-EVEN</sub> (B)	Signal output (B)	23	NC	NC
2	V <sub>OUT-ODD</sub> (R)	Signal output (R)	24	NC	NC
3	V <sub>OUT-EVEN</sub> (R)	Signal output (R)	25	φ <sub>ROG</sub> (B)	Clock pulse input
4	V <sub>DD</sub>	9V power supply	26	V <sub>DD</sub>	9V power supply
5	NC	NC	27	NC	NC
6	φ <sub>RS</sub>	Clock pulse input	28	φ <sub>ROG</sub> (G)	Clock pulse input
7	NC	NC	29	φ <sub>1</sub>	Clock pulse input
8	φ <sub>CLP</sub>	Clock pulse input	30	NC	NC
9	NC	NC	31	NC	NC
10	φ <sub>2</sub>	Clock pulse input	32	NC	NC
11	NC	NC	33	NC	NC
12	NC	NC	34	φ <sub>1</sub>	Clock pulse input
13	NC	NC	35	NC	NC
14	NC	NC	36	NC	NC
15	SW <sub>CLP</sub>	Clamp switch	37	φ <sub>2L</sub>	Clock pulse input
16	φ <sub>2</sub>	Clock pulse input	38	NC	NC
17	NC	NC	39	V <sub>REF</sub>	Power supply (Clamp)
18	φ <sub>ROG</sub> (R)	Clock pulse input	40	NC	NC
19	NC	NC	41	V <sub>OUT-ODD</sub> (G)	Signal output (G)
20	NC	NC	42	V <sub>OUT-EVEN</sub> (G)	Signal output (G)
21	GND	GND	43	V <sub>OUT-ODD</sub> (B)	Signal output (B)
22	NC	NC	44	GND	GND

## Recommended Supply Voltage

Item	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	8.55	9	9.45	V

## Clock Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit
Input capacity of φ <sub>1</sub> , φ <sub>2</sub>	C <sub>φ1</sub> , C <sub>φ2</sub>	—	1800	—	pF
Input capacity of φ <sub>2L</sub>	C <sub>φ2L</sub>	—	60	—	pF
Input capacity of φ <sub>RS</sub>	C <sub>φRS</sub>	—	60	—	pF
Input capacity of φ <sub>ROG</sub>	C <sub>φROG</sub>	—	60	—	pF
Input capacity of φ <sub>CLP</sub>	C <sub>φCLP</sub>	—	60	—	pF

**Note)** Input capacity of φ<sub>1</sub>, φ<sub>2</sub> is a value gathering respective related pins.

**Clock Frequency**

Item	Symbol	Min.	Typ.	Max.	Unit
$\phi 1$ , $\phi 2$ , $\phi 2L$ , $\phi RS$	$f\phi 1$ , $f\phi 2$ , $f\phi 2L$ , $f\phi RS$	—	1	15	MHz
$\phi CLP$	$f\phi CLP$	—	1	10	MHz

**Input Clock Pulse Voltage**

Item		Min.	Typ.	Max.	Unit
$\phi 1$ , $\phi 2$ , $\phi 2L$ , $\phi RS$ , $\phi ROG$ , $\phi CLP$ pulse voltage	High level	4.75	5.0	5.25	V
	Low level	-0.3	0	0.1	V

**Mode Description**

	Pin condition	
	8pin $\phi CLP$	15pin $SW_{CLP}$
Clamp circuit not used	$V_{DD}$	GND
Clamp circuit used	$\phi CLP$	$V_{DD}$

**Electrooptical Characteristics (Note 1)**

Ta = 25°C, VDD = 9V, f<sub>RS</sub> = 1MHz, Input clock = 5Vp-p, Clamp circuit used,  
Light source = 3200K, IR cut filter: CM-500S (t = 1.0mm)

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks	
Sensitivity	Red	R <sub>R</sub>	5.10	6.80	8.50	V/(lx · s)	Note 2
	Green	R <sub>G</sub>	5.17	6.89	8.61		
	Blue	R <sub>B</sub>	5.48	7.30	9.13		
Sensitivity nonuniformity	PRNU	—	5	15	%	Note 3	
Saturation output voltage	V <sub>SAT</sub>	1.5	1.8	—	V		
Saturation exposure	Red	SE <sub>R</sub>	0.18	0.26	—	lx · s	Note 4
	Green	SE <sub>G</sub>	0.18	0.26	—		
	Blue	SE <sub>B</sub>	0.16	0.25	—		
Dark voltage average	V <sub>DRK</sub>	—	1.5	3	mV	Note 5	
Dark signal nonuniformity	DSNU	—	1.5	5	mV		
Image lag	IL	—	0.02	—	%	Note 6	
Supply current	I <sub>VDD</sub>	—	45	60	mA	—	
Total transfer efficiency	TTE	92	98	—	%	—	
Output impedance	Z <sub>o</sub>	—	185	—	Ω	—	
Offset level	V <sub>OS</sub>	—	4.4	—	V	Note 7	

**Notes**

- 1) In accordance with the given electrooptical characteristics, the even black level is defined as the average value of D24, D26 to D72. The odd black level is defined as average value of D23, D25 to D71.
- 2) For the sensitivity test light is applied with a uniform intensity of illumination.
- 3) PRNU is defined as indicated below. Ray incidence conditions are the same as for Note 2.

$$V_{OUT} = 500\text{mV}$$

$$PRNU = \frac{(V_{MAX} - V_{MIN}) / 2}{V_{AVE}} \times 100 [\%]$$


Where the 5000 pixels are divided into blocks of 100, even and odd pixels, respectively the maximum output of each block is set to V<sub>MAX</sub>, the minimum output to V<sub>MIN</sub> and the average output to V<sub>AVE</sub>.

- 4) Saturation exposure is defined as follows.


$$SE = V_{SAT} / R \text{ [lx · s]}$$

- 5) Optical signal accumulated time τ<sub>int</sub> stands at 10ms.
- 6) V<sub>OUT</sub> (B) = 500mV (typ.)
- 7) V<sub>OS</sub> is defined as indicated below.

V<sub>OUT</sub> indicates V<sub>OUT-ODD</sub> (R), V<sub>OUT-EVEN</sub> (R), V<sub>OUT-ODD</sub> (G), V<sub>OUT-EVEN</sub> (G), V<sub>OUT-ODD</sub> (B), V<sub>OUT-EVEN</sub> (B).




**Clock Timing Chart 1** \*1




\*1 The transfer pulses ( $\phi$ 1,  $\phi$ 2,  $\phi$ 3) must have more than 2545 cycles.

**Clock Timing Chart 2**




**Clock Timing Chart 3**




**Clock Timing Chart 4**

Cross point  $\phi 1$  and  $\phi 2$



Cross point  $\phi 1$  and  $\phi 2L$




**Clock Pulse Recommended Timing**

Item	Symbol	Min.	Typ.	Max.	Unit
$\phi$ ROG, $\phi 1$ pulse timing	t1	50	100	—	ns
$\phi$ ROG pulse high level period	t2	600	1000	—	ns
$\phi$ ROG, $\phi 1$ pulse timing	t3	400	1000	—	ns
$\phi$ ROG pulse rise time	t4	0	10	100	ns
$\phi$ ROG pulse fall time	t5	0	10	100	ns
$\phi 1$ pulse fall time / $\phi 2$ pulse rise time	t6	0	5	10	ns
$\phi 1$ pulse rise time / $\phi 2$ pulse fall time	t7	0	5	10	ns
$\phi$ RS pulse rise time	t8	0	5	10	ns
$\phi$ RS pulse fall time	t9	0	5	10	ns
$\phi$ RS pulse low level period	t10	8	200* <sup>1</sup>	—	ns
$\phi$ RS, $\phi$ CLP pulse timing 1	t11	0	50* <sup>1</sup>	—	ns
$\phi$ CLP pulse rise time	t12	0	5	10	ns
$\phi$ CLP pulse fall time	t13	0	5	10	ns
$\phi$ RS, $\phi$ CLP pulse timing 2	t14	16	200* <sup>1</sup>	—	ns
$\phi$ CLP $\phi 2L$ pulse timing	t15	0	70* <sup>1</sup>	—	ns
Signal output delay time for $\phi$ RS	t16	—	12	—	ns
Signal output delay time for $\phi$ CLP	t17	—	4	—	ns
Signal output delay time for $\phi 2L$	t18	—	12	—	ns

\*<sup>1</sup> These timing is the recommended condition under  $f_{\phi RS} = f_{\phi CLP} = 1\text{MHz}$ .

Application Circuit\*1




\*1 Data rate φ<sub>RS</sub> = 1MHz.


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.




Example of Representative Characteristics ( $V_{DD} = 9V$ ,  $T_a = 25^\circ C$ )




**Dark output voltage rate vs. Ambient temperature (Standard characteristics)**




**Output voltage rate vs. Integration time (Standard characteristics)**



**Offset level vs. Supply voltage (Standard characteristics)**



**Offset level vs. Ambient temperature (Standard characteristics)**



## Notes of Handling

### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.


- Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes.
- When handling directly use an earth band.
- Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- Ionized air is recommended for discharge when handling CCD image sensor.
- For the shipment of mounted substrates, use boxes treated for prevention of static charges.

### 2) Notes on Handling CCD Cer-DIP Packages

The following points should be observed when handling and installing cer-DIP packages.

a) Remain within the following limits when applying a static load to the ceramic portion of the package:

- Compressive strength: 39N/surface (Do not apply load more than 0.7mm inside the outer perimeter of the glass portion.)
- Shearing strength: 29N/surface
- Tensile strength: 29N/surface
- Torsional strength: 0.9Nm



b) In addition, if a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portion. Therefore, for installation, either use an elastic load, such as a spring plate, or an adhesive.

c) Be aware that any of the following can cause the glass to crack: because the upper and lower ceramic layers are shielded by low-melting glass,

- Applying repetitive bending stress to the external leads.
- Applying heat to the external leads for an extended period of time with a soldering iron.
- Rapid cooling or heating.
- Applying a load or impact to a limited portion of the low-melting glass with a small-tipped tool such as tweezers.
- Prying the upper or lower ceramic layers away at a support point of the low-melting glass.


Note that the preceding notes should also be observed when removing a component from a board after it has already been soldered.

### 3) Soldering

- Make sure the package temperature does not exceed 80°C.
- Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- To dismount an imaging device, do not use a solder suction equipment. When using an electric desoldering tool, ground the controller. For the control system, use a zero cross type.

- 4) Dust and dirt protection
  - a) Operate in clean environments.
  - b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
  - c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
  - d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- 5) Exposure to high temperatures or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to mechanical shocks.

Package Outline Unit: mm



1. The point "A" of the package is the horizontal reference.  
The two points "A'" of the package are the vertical reference.
2. The height from the bottom to the sensor surface is 2.4 ± 0.3mm.
3. The thickness of the cover glass is 0.7mm, and the refractive index is 1.5.
4. The notch of the package must not be used for reference of fixing.

PACKAGE STRUCTURE

PACKAGE MATERIAL	Cer-DIP
LEAD TREATMENT	TIN PLATING
LEAD MATERIAL	42ALLOY
PACKAGE MASS	11.5g
DRAWING NUMBER	LS-B15-01(E)