



# QUAD CLOCKED „D“ LATCH

## GENERAL DESCRIPTION

The MMC 4042 is a monolithic integrated circuit, available in 16-lead dual in-line plastic package. The MMC 4042 contains four latch circuits, each strobed by a common clock. Complementary buffered outputs are available from each circuit.

Information present at the data input is transferred to outputs Q and  $\bar{Q}$  during the CLOCK level which is programmed by the POLARITY input. For POLARITY = 0 the transfer occurs during the 1 CLOCK level.

The outputs follow the data input providing the CLOCK and POLARITY levels defined above are present. When a CLOCK transition occurs (positive for POLARITY = 0 and negative for POLARITY = 1) the information present at the input during the CLOCK transition is retained at the outputs until an opposite CLOCK transition occurs.

## FEATURES

- Medium-speed operation
- Fully static operation
- Low power TTL compatible
- Common CLOCK
- Buffered inputs and outputs

## ABSOLUTE MAXIMUM RATINGS


$V_{DD}^*$	Supply voltage: G and H types E and F types	-0.5 to 20 -0.5 to 18	V V
V	Input voltage	-0.5 to $V_{DD}+0.5$	V
$I_i$	DC input current (any one input)	$\pm 10$	mA
$P_{tot}$	Total power dissipation (per package) Dissipation per output transistor for $T_A$ = full package-temperature range	200	mW
$T_A$	Operating temperature : G and H types E and F types	-55 to 125 -40 to 85	°C °C
$T_{stg}$	Storage temperature	-65 to 150	°C

\* All voltage values are referred to  $V_{SS}$  pin voltage

## RECOMMENDED OPERATING CONDITIONS

$V_{DD}^*$	Supply voltage: G and H types E and F types	3 to 18 3 to 15	V V
$V_i$	Input voltage	0 to $V_{DD}$	V
$T_A$	Operating temperature : G and H types E and F types	-55 to 125 -40 to 85	°C °C

## CONNECTION DIAGRAM



**STATIC ELECTRICAL CHARACTERISTICS**

(over recommended operating conditions)

PARAMETER		TEST CONDITIONS				VALUES						UNIT	
		V <sub>I</sub> (V)	V <sub>O</sub> (V)	I <sub>O</sub>   ( $\mu$ A)	V <sub>DD</sub> (V)	T <sub>LOW</sub>		25°C			T <sub>HIGH</sub>		
						min.	max.	min.	typ	max.	min.		max.
I <sub>L</sub>	Quiescent current	G, H types	0/ 5			5		1	0.02	1		30	$\mu$ A
			0/10			10		2	0.02	2		60	
			0/15			15		4	0.02	4		120	
			0/20			20		20	0.04	20		600	
	E, F types	0/ 5			5		4	0.02	4		30		
		0/10			10		8	0.02	8		60		
V <sub>OH</sub>	Output high voltage		0/ 5		< 1	5	4.95		4.95		4.95	V	
			0/10		< 1	10	9.95		9.95		9.95		
			0/15		< 1	15	14.95		14.95		14.95		
V <sub>OL</sub>	Output low voltage		5/ 0		< 1	5		0.05		0.05	0.05	V	
			10/0		< 1	10		0.05		0.05	0.05		
			15/0		< 1	15		0.05		0.05	0.05		
V <sub>IH</sub>	Input high voltage		0.5/4.5	< 1	5	3.5		3.5		3.5	V		
			1/9	< 1	10	7		7		7			
			1.5/13.5	< 1	15	11		11		11			
V <sub>IL</sub>	Input low voltage		4.5/0.5	< 1	5		1.5		1.5	1.5	V		
			9/1	< 1	10		3		3	3			
			13.5/1.5	< 1	15		4		4	4			
I <sub>OH</sub>	Output drive current	G, H types	0/ 5	2.5		5	-2		-1.6	-3.2		-1.15	mA
			0/ 5	4.6		5	-0.64		-0.51	-1		-0.36	
			0/10	9.5		10	-1.6		-1.3	-2.6		-0.9	
			0/15	13.5		15	-4.2		-3.4	-6.8		-2.4	
		E, F types	0/ 5	2.5		5	-1.53		-1.36	-3.2		-1.1	
			0/ 5	4.6		5	-0.52		-0.44	-1		-0.36	
I <sub>OL</sub>	Output sink current	G, H types	0/ 5	0.4		5	0.64		0.51	1		0.36	mA
			0/10	0.5		10	1.6		1.3	2.6		0.9	
			0/15	1.5		15	4.2		3.4	6.8		2.4	
		E, F types	0/ 5	0.4		5	0.52		0.44	1		0.36	
			0/10	0.5		10	1.3		1.1	2.6		0.9	
			0/15	1.5		15	3.6		3.0	6.8		2.4	
I <sub>IN</sub> , I <sub>IL</sub>	Input leakage current	G, H types	0/18	Any input		18		$\pm 0.1$		$\pm 10^{-5}$	$\pm 0.1$	$\pm 1$	$\mu$ A
		E, F types	0/15			15		$\pm 0.3$		$\pm 10^{-5}$	$\pm 0.3$	$\pm 1$	
C <sub>i</sub>	Input capacitance			Any input					5	7.5		pF	

T<sub>LOW</sub> = 55°C for G, H devices; 40°C for E, F devicesT<sub>HIGH</sub> = +125°C for G, H devices; +85°C for E, F devices.

The Noise Margin for both "1" and "0" level is:


1 V min. with V<sub>DD</sub> = 5 V2 V min. with V<sub>DD</sub> = 10 V2.5 V min. with V<sub>DD</sub> = 15 V

**DYNAMIC ELECTRICAL CHARACTERISTICS**

( $T_A = 25^\circ\text{C}$ ,  $C_L = 50\text{ pF}$ ,  $R_L = 200\text{ k}$ , typical temperature coefficient for all  $V_{DD}$  values is  $0.3\%/^\circ\text{C}$ , all input rise and fall times =  $20\text{ ns}$ ).

PARAMETER	TEST CONDITIONS $V_{DD}(V)$	VALUES			UNIT
		Min.	Typ.	Max.	
$t_{PLH}$ , $t_{PHL}$	Data In to Q	5	110	220	ns
		10	55	110	
		15	40	80	
	Data In to $\bar{Q}$	5	150	300	ns
		10	75	150	
		15	50	100	
	Clock to Q	5	225	450	ns
		10	100	200	
		15	80	160	
	Clock to $\bar{Q}$	5	250	500	ns
		10	115	230	
		15	90	180	
$t_{THL}$ , $t_{TLH}$	5	100	200	ns	
	10	50	100		
	15	40	80		
$t_{W.}$	5	200	100	ns	
	10	100	50		
	15	60	30		
$t_{setup}$	5	50	0	ns	
	10	30	0		
	15	25	0		
$t_{hold}$	5	120	60	ns	
	10	60	30		
	15	50	25		
$t_r, t_f$	5	Not rise or fall time sensitive		ns	
	10				
	15				

**LOGIC DIAGRAM**



**TRUTH TABLE**

CLOCK	POLARITY	Q
0	0	0
	0	LATCH
1	1	0
	1	LATCH

