


General Description

The AO4444L is fabricated with SDMOS™ trench technology that combines excellent $R_{DS(ON)}$ with low gate charge and low Qrr. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.

Features

V_{DS}	80V
I_D (at $V_{GS}=10V$)	11A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 12mΩ
$R_{DS(ON)}$ (at $V_{GS} = 7V$)	< 14.5mΩ



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	80	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current ^A	I_D	11	A
$T_A=70^\circ C$		9	
Pulsed Drain Current ^C	I_{DM}	80	
Avalanche Current ^C	I_{AS}, I_{AR}	45	A
Avalanche energy $L=0.1mH$ ^C	E_{AS}, E_{AR}	101	mJ
Power Dissipation ^B	P_D	3.1	W
$T_A=25^\circ C$		2	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	R_{0JA}	31	40	°C/W
Steady-State		59	75	°C/W
Maximum Junction-to-Lead	R_{0JL}	16	24	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	80			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=80\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			10 50	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS} = \pm 25\text{V}$			100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.6	3	3.8	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	80			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=11\text{A}$ $T_J=125^\circ\text{C}$		10 18	12 22	$\text{m}\Omega$
		$V_{GS}=7\text{V}, I_D=10\text{A}$		11.6	14.5	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=11\text{A}$		32		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
I_S	Maximum Body-Diode Continuous Current				4.5	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=40\text{V}, f=1\text{MHz}$	1900	2386	2865	pF
C_{oss}	Output Capacitance		190	276	360	pF
C_{rss}	Reverse Transfer Capacitance		60	100	140	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.4	0.8	1.2	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=40\text{V}, I_D=11\text{A}$	30	38	46	nC
Q_{gs}	Gate Source Charge		10	13	16	nC
Q_{gd}	Gate Drain Charge		6	10	14	nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=40\text{V}, R_L=3.64\Omega, R_{\text{GEN}}=3\Omega$		13		ns
t_r	Turn-On Rise Time			9		ns
$t_{D(\text{off})}$	Turn-Off Delay Time			23		ns
t_f	Turn-Off Fall Time			5		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=11\text{A}, dI/dt=500\text{A}/\mu\text{s}$	12	18	24	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=11\text{A}, dI/dt=500\text{A}/\mu\text{s}$	45	65	85	nC

A. The value of R_{JJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using $\leq 10\text{s}$ junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{JJA} is the sum of the thermal impedance from junction to lead R_{JUL} and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Single Pulse Avalanche capability (Note C)




Figure 10: Maximum Forward Biased Safe Operating Area (Note F)



Figure 11: Single Pulse Power Rating Junction-to-Ambient (Note F)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)




Figure 13: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current

Figure 14: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current







 Figure 15: Diode Reverse Recovery Charge and Peak Current vs. di/dt

 Figure 16: Diode Reverse Recovery Time and Softness Factor vs. di/dt



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

