# **Complementary Plastic Power Transistors**

# NPN/PNP Silicon DPAK For Surface Mount Applications

Designed for low voltage, low-power, high-gain audio amplifier applications.

#### **Features**

- Collector–Emitter Sustaining Voltage –
   V<sub>CEO(Sus)</sub> = 25 Vdc (Min) @ I<sub>C</sub> = 10 mAdc
- High DC Current Gain  $h_{FE} = 70$  (Min) @  $I_C = 500$  mAdc = 45 (Min) @  $I_C = 2$  Adc = 10 (Min) @  $I_C = 5$  Adc
- Lead Formed for Surface Mount Applications in Plastic Sleeves (No Suffix)
- Lead Formed Version in 16 mm Tape and Reel ("T4" Suffix)
- Low Collector–Emitter Saturation Voltage  $V_{CE(sat)} = 0.3 \text{ Vdc (Max)} @ I_C = 500 \text{ mAdc}$ = 0.75 Vdc (Max) @  $I_C = 2.0 \text{ Adc}$
- High Current-Gain Bandwidth Product f<sub>T</sub> = 65 MHz (Min) @ I<sub>C</sub> = 100 mAdc
- Annular Construction for Low Leakage  $I_{CBO} = 100 \text{ nAdc } @ \text{ Rated } V_{CB}$
- Epoxy Meets UL 94, V-0 @ 0.125 in.
- ESD Ratings: Human Body Model, 3B > 8000 V
   Machine Model, C > 400 V
- Pb-Free Packages are Available



# ON Semiconductor®

http://onsemi.com

# SILICON POWER TRANSISTORS 5 AMPERES 25 VOLTS 12.5 WATTS

#### MARKING DIAGRAM



DPAK CASE 369C STYLE 1



Y = Year WW = Work Week x = 1 or 0

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

#### **MAXIMUM RATINGS**

Rating	Symbol	Max	Unit
Collector-Base Voltage	V <sub>CB</sub>	40	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	25	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	8	Vdc
Collector Current – Continuous Peak	I <sub>C</sub>	5 10	Adc
Base Current	I <sub>B</sub>	1	mAdc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	12.5 0.1	W W/°C
Total Power Dissipation* @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.4 0.011	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	10	°C/W
Thermal Resistance, Junction-to-Ambient*	$R_{\theta JA}$	89.3	°C/W

<sup>\*</sup>These ratings are applicable when surface mounted on the minimum pad sizes recommended.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS			•	•	•
Collector–Emitter Sustaining Voltage (Note 1), ( $I_C$ = 10 mAdc, $I_B$ = 0)		V <sub>CEO(sus)</sub>	25	-	Vdc
Collector Cutoff Current $(V_{CB} = 40 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 40 \text{ Vdc}, I_E = 0, T_J = 125^{\circ}C)$		Ісво	- -	100 100	nAdc μAdc
Emitter Cutoff Current (V <sub>BE</sub> = 8 Vdc, I <sub>C</sub> = 0)		I <sub>EBO</sub>	-	100	nAdc
ON CHARACTERISTICS					
DC Current Gain (Note 1), ( $I_C = 500$ mAdc, $V_{CE} = 1$ Vdc) ( $I_C = 2$ Adc, $V_{CE} = 1$ Vdc) ( $I_C = 5$ Adc, $V_{CE} = 2$ Vdc)		h <sub>FE</sub>	70 45 10	- 180 -	-
Collector–Emitter Saturation Voltage (Note 1) ( $I_C$ = 500 mAdc, $I_B$ = 50 mAdc) ( $I_C$ = 2 Adc, $I_B$ = 200 mAdc) ( $I_C$ = 5 Adc, $I_B$ = 1 Adc)		V <sub>CE(sat)</sub>	- - -	0.3 0.75 1.8	Vdc
Base-Emitter Saturation Voltage (Note 1), (I <sub>C</sub> = 5 Adc, I <sub>B</sub> = 1 Adc)		V <sub>BE(sat)</sub>	-	2.5	Vdc
Base-Emitter On Voltage (Note 1), (I <sub>C</sub> = 2 Adc, V <sub>CE</sub> = 1 Vdc)		V <sub>BE(on)</sub>	-	1.6	Vdc
DYNAMIC CHARACTERISTICS	•		•	•	•
Current-Gain – Bandwidth Product (Note 2) (I <sub>C</sub> = 100 mAdc, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 10 MHz)		f <sub>T</sub>	65	_	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)	MJD200 MJD210	C <sub>ob</sub>	_ _	80 120	pF

<sup>1.</sup> Pulse Test: Pulse Width = 300 μs, Duty Cycle ≈ 2%.

<sup>2.</sup>  $f_T = |h_{fe}| \cdot f_{test}$ .





Figure 1. Power Derating



 $R_{B}$  and  $R_{C}$  VARIED TO OBTAIN DESIRED CURRENT LEVELS

D<sub>1</sub> MUST BE FAST RECOVERY TYPE, e.g.: 1N5825 USED ABOVE  $I_{B} \approx 100 \ mA$ 

FOR PNP TEST CIRCUIT, REVERSE ALL POLARITIES

Figure 2. Switching Time Test Circuit




Figure 3. Turn-On Time




Figure 4. Turn-Off Time




Figure 5. DC Current Gain




Figure 6. "On" Voltage




Figure 7. Temperature Coefficients




Figure 8. Thermal Response




Figure 9. Active Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$  –  $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 9 is based on  $T_{J(pk)} = 150^{\circ}\text{C}$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^{\circ}\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 8. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 10. Capacitance


# **ORDERING INFORMATION**

Device	Package Type	Shipping <sup>†</sup>
MJD200	DPAK	75 Units / Rail
MJD200G	DPAK (Pb-Free)	75 Units / Rail
MJD200RL	DPAK	1800 Tape & Reel
MJD200RLG	DPAK (Pb-Free)	1800 Tape & Reel
MJD200T4	DPAK	2500 Tape & Reel
MJD200T4G	DPAK (Pb-Free)	2500 Tape & Reel
MJD210	DPAK	75 Units / Rail
MJD210RL	DPAK	1800 Tape & Reel
MJD210T4	DPAK	2500 Tape & Reel
MJD210T4G	DPAK (Pb-Free)	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **PACKAGE DIMENSIONS**

## **DPAK** CASE 369C ISSUE O




#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		INCHES MILLIMET		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180 BSC		4.58 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.102	0.114	2.60	2.89	
L	0.090	BSC	2.29	BSC	
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR

# **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.