




# CED12P10/CEU12P10

## P-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- -100V, -9A,  $R_{DS(ON)} = 315m\Omega$  @  $V_{GS} = -10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	-100	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Drain Current-Continuous	$I_D$	-9	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	-36	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	$P_D$	50 0.4	W W/ $^\circ C$
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.5	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ C/W$



# CED12P10/CEU12P10

## Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = -100\text{V}, V_{\text{GS}} = 0\text{V}$			-1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>c</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-2		-4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -4.7\text{A}$		260	315	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}} = -40\text{V}, I_D = -4.7\text{A}$		3.5		S
<b>Dynamic Characteristics<sup>d</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = -25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		625		pF
Output Capacitance	$C_{\text{oss}}$			140		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			45		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -50\text{V}, I_D = -11\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 25\Omega$		15	30	ns
Turn-On Rise Time	$t_r$			12	25	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			31	60	ns
Turn-Off Fall Time	$t_f$			31	60	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = -80\text{V}, I_D = -11\text{A}, V_{\text{GS}} = -10\text{V}$		15.6	20	nC
Gate-Source Charge	$Q_{\text{gs}}$			3.6		nC
Gate-Drain Charge	$Q_{\text{gd}}$			6.0		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				-9	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = -9\text{A}$			-1.5	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board,  $t \leq 10$  sec.
- c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- d.Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



# CED12P10/CEU12P10




Figure 7. Gate Charge




Figure 8. Maximum Safe  
Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve