

APPROVAL

PART NO.	DESCRIPTION	REMARKS
HL1504	OLED (160 x RGB x 128)	* ROHS compliant

CUSTOMER APPLICATION P/N	
APPROVED BY	
DATE	

PLEASE KINDLY FIND AND APPROVE THE SPECIFICATIONS INSERTED
HEREIN AND RETURN ONE COPY HERE OF WITH YOUR SIGNATURE OF APPROVAL.

PERPARED BY	CHECKED BY	CONFIRMED BY



HYES Optoelectronics, Inc.

2000 Wyatt Drive Suite 6
Santa Clara, CA 95054 USA

CONTENTS

1. Basic Specifications

- 1.1 Display Specifications
- 1.2 Mechanical Specifications
- 1.3 Active Area & Pixel Construction
- 1.4 Mechanical Drawing
- 1.5 Pin Definition
- 1.6 Block Diagram

2. Absolute Maximum Rating

3. Electrical Characteristics

- 3.1 Optics Characteristics
- 3.2 DC Characteristics
- 3.3 AC Characteristics

4. Functional Specifications

- 4.1 Commands
- 4.2 Power Up & Power Down Sequence
- 4.3 Reset Circuit
- 4.4 Actual Application Example

5. Reliability

- 5.1 Contents of Reliability Tests
- 5.2 Lifetime
- 5.3 Failure Check Standard

6. Outgoing Quality Control Specifications

- 6.1 Environment Required
- 6.2 Sampling Plan
- 6.3 Criteria & Acceptable Quality Level

7. Package Specifications

8. Precautions When Using These OEL Display Modules

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION

HYES

OLED

HL1504

Page 2 of 25

1. Basic Specifications


1.1 Display Specifications

- 1) Display Mode: Passive Matrix
- 2) Display Color: 262,144 Colors (Maximum)
- 3) Drive Duty: 1/128 Duty

1.2 Mechanical Specifications

- 1) Outline Drawing: According to the annexed outline drawing number
- 2) Number of Pixels: 160 (RGB) × 128
- 3) Panel Size: 35.8 × 30.8 × 1.6 (mm)
- 4) Active Area: 28.78 × 23.024 (mm)
- 5) Pixel Pitch: 0.06 × 0.18 (mm)
- 6) Pixel Size: 0.04 × 0.164 (mm)
- 7) Weight: 3.6 (g)

1.3 Active Area & Pixel Construction



Date : Mar. 16, 2009

TECHNICAL SPECIFICATION


HYES

OLED

HL1504

Page 3 of 25

L4 Mechanical Drawing



- Notes:**
1. Driver IC: SEPS525
 2. Die Size: 19660um x 1850um
 3. COF Number: SEPS525F00 / UT-0825-F01
 4. Interface: 8-9-bit 80XX Parallel, 4-wire SPI, 6-bit RGB I/F
 5. General Tolerance: ±0.30
 6. The total thickness (1.70 Max) is without polarizer protective film & remove tape. The actual assembled total thickness with above materials should be 1.95 Max

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION



OLED

HL1504

Page 4 of 25

1.5 Pin Definition

Pin Number	Symbol	Type	Function
Power Supply			
31	VDD.	P	<i>Power Supply for Logic Circuit</i> This is a voltage supply pin. It must be connected to external source.
8	VDDIO	P	<i>Power Supply for Interface Logic Level</i> This is a voltage supply pin. It should be match with MCU interface voltage level. It must always be equal or lower than VDD.
30	VSS	P	<i>Ground of Logic Circuit</i> A reference for the logic pins. It must be connected to external ground.
3, 33	VDDH	P	<i>Power Supply for OEL Panel</i> This is the most positive voltage supply pin of the chip. It must be connected to external source.
2, 34 4, 32	VSDH VSSH	P	<i>Ground of OEL Panel</i> These are the ground pins for analog circuits. It must be connected to external ground. VSDH: Segment (Data Driver) VSSH: Common (Scan Driver)
Driver			
5	IREF	I/O	<i>Current Reference for Brightness Adjustment</i> This pin is segment (data) current reference pin. A 68kΩ resistor should be connected between this pin and VSS.
7 6	OSCA1 OSCA2	I O	<i>Fine Adjustment for Oscillation</i> The frequency is controlled by external 10kΩ resistor between OSCA1 and OSCA2. The oscillator signal is used for system clock generation. When the external clock mode is selected, OSCA1 is used external clock input.
RGB Interface			
9	VSYNCO	O	<i>Vertical Synchronization Triggering Signal</i>
10	VSYNC	I	<i>Vertical Synchronization Input</i>
11	HSYNC	I	<i>Horizontal Synchronization Input</i>
12	DOTCLK	I	<i>Dot Clock Input</i>
13	ENABLE	I	<i>Video Enable Input</i>
MCU Interface			
14	CPU	I	<i>Select the CPU Type</i> Low: 80XX-Series MCU High: 68XX-Series MCU.
15	PS	I	<i>Select Parallel/Serial Interface Type</i> Low: Serial Interface High: Parallel Interface
29	RESETB	I	<i>Power Reset for Controller and Driver</i> This pin is reset signal input. When the pin is low, initialization of the chip is executed.

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION

HYES

OLED


HL1504

Page 5 of 25

1.5 Pin Definition (Continued)

Pin Number	Symbol	Type	Function						
<i>MCU Interface (Continued)</i>									
26	CSB	I	<i>Chip Select</i> Low: SEPS525 is selected and can be accessed. High: SEPS525 is not selected and cannot be accessed.						
25	RS	I	<i>Data/Command Control</i> Low: Command High: Parameter/Data						
27	RDB	I	<i>Read or Read/Write Enable</i> 68XX Parallel Interface: Bus Enabled Strobe (Active High) 80XX Parallel Interface: Read Strobe Signal (Active Low) While using SPI, it must be connected to VDD or VSS.						
28	WRB	I	<i>Write or Read/Write Select</i> 68XX Parallel Interface: Read (Low)/Write (High) Select 80XX Parallel Interface: Write Strobe Signal (Active Low) While using SPI, it must be connected to VDD or VSS.						
16~24	D17~D9	I/O	<i>Host Data Input/Output Bus</i> These pins are 9-bit bi-directional data bus to be connected to the microprocessor's data bus.						
			<table border="1"> <thead> <tr> <th>PS</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>D[17]/SCL: Synchronous Clock Input D[16]/SDI: Serial Data Input D[15]/SDO: Serial Data Output</td> </tr> <tr> <td>1</td> <td>9-bit Bus: D[17:9] 8-bit Bus: D[17:10]</td> </tr> </tbody> </table>	PS	Description	0	D[17]/SCL: Synchronous Clock Input D[16]/SDI: Serial Data Input D[15]/SDO: Serial Data Output	1	9-bit Bus: D[17:9] 8-bit Bus: D[17:10]
			PS	Description					
0	D[17]/SCL: Synchronous Clock Input D[16]/SDI: Serial Data Input D[15]/SDO: Serial Data Output								
1	9-bit Bus: D[17:9] 8-bit Bus: D[17:10]								
While using SPI, the unused pins must be connected to VSS.									
<i>Reserve</i>									
1, 35	N.C. (GND)	-	<i>Reserved Pin (Supporting Pin)</i> The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.						

1.6 Block Diagram



MCU Interface Selection: CPU, PS

Pins connected to MCU interface: D17~D9, RS, CSB, RDB, WRB, and RESETB

Pins connected to RGB interface: D17~D12, VSYNC, HSYNC, DOTCLK, and ENABLE

C1, C3, C5: 0.1 μ F

C2: 4.7 μ F

C4, C6: 4.7 μ F / 25V Tantalum Capacitor

R1: 68k Ω

R2: 10k Ω

2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V _{DD}	-0.3	4	V	1, 2
Supply Voltage for I/O Pins	V _{DDIO}	-0.3	4	V	1, 2
Supply Voltage for Display	V _{DDH}	-0.3	16	V	1, 2
Operating Temperature	T _{OP}	-30	70	°C	-
Storage Temperature	T _{STG}	-40	80	°C	-

Note 1: All the above voltages are on the basis of “VSS = 0V”.

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. “Optics & Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

3. Optics & Electrical Characteristics

3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness (White)	L_{br}	With Polarizer (Note 3)	75	100	-	cd/m ²
C.I.E. (White)	(x)	With Polarizer	0.26	0.30	0.34	
	(y)		0.29	0.33	0.37	
C.I.E. (Red)	(x)	With Polarizer	0.60	0.64	0.68	
	(y)		0.30	0.34	0.38	
C.I.E. (Green)	(x)	With Polarizer	0.27	0.31	0.35	
	(y)		0.58	0.62	0.66	
C.I.E. (Blue)	(x)	With Polarizer	0.10	0.14	0.18	
	(y)		0.12	0.16	0.20	
Dark Room Contrast	CR		-	>2000:1	-	
View Angle			>160	-	-	degree

* Optical measurement taken at $V_{DD} = 2.8V$, $V_{DDH} = 13V$.

Software configuration follows Section 4.4 Initialization.

3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage for Logic	V_{DD}		2.6	2.8	3.3	V
Supply Voltage for I/O Pins	V_{DDIO}		1.6	2.8	3.3	V
Supply Voltage for Display	V_{DDH}	Note 3	12.5	13	13.5	V
High Level Input	V_{IH}		$0.8 \times V_{DD}$	-	V_{DD}	V
Low Level Input	V_{IL}		0	-	0.4	V
High Level Output	V_{OH1}	$I_{OH} = -0.4mA$	$V_{DD}-0.4$	-		V
	V_{OH2}	$I_{OH} = -0.4mA$				
Low Level Output	V_{OL1}	$I_{OL} = -0.1mA$		-	0.4	V
	V_{OL2}	$I_{OL} = -0.1mA$				
Operating Current for V_{DD}	I_{DD}	Note 4	-	2.5	3.5	μA
		Note 5	-	2.5	3.5	μA
Operating Current for V_{DDH}	I_{DDH}	Note 4	-	16	19	mA
		Note 5	-	27	32	mA

Note 3: Brightness (L_{br}) and Supply Voltage for Display (V_{DDH}) are subject to the change of the panel characteristics and the customer's request.

Note 4: $V_{DD} = 2.8V$, $V_{DDH} = 13V$, 50% Display Area Turn on.

Note 5: $V_{DD} = 2.8V$, $V_{DDH} = 13V$, 100% Display Area Turn on.

* Software configuration follows Section 4.4 Initialization.

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION

HYES

OLED

HL1504

Page 9 of 25



3.3 AC Characteristics

3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

($V_{DD} = 2.8V, T_a = 25^\circ C$)

Symbol	Description	Min	Max	Unit	Port	
t_{AH6}	Address Setup Timing	(Read)	10	-	ns	CSB RS
		(Write)	10	-	ns	
t_{AS6}	Address Hold Timing	(Read)	5	-	ns	E
		(Write)	5	-	ns	
t_{CYC6}	System Cycle Timing	200	-	ns	E	
t_{ELR6}	Read "L" Pulse Width	90	-	ns		
t_{EHR6}	Read "H" Pulse Width	90	-	ns	E	
t_{CYC6}	System Cycle Timing	100	-	ns		
t_{ELW6}	Write "L" Pulse Width	45	-	ns	E	
t_{EHW6}	Write "H" Pulse Width	45	-	ns		
t_{RDD6}	Read Data Output Delay Time * $CL = 15pF$	0	70	ns	D[17:9]	
t_{RDH6}	Data Hold Timing	0	70	ns		
t_{DS6}	Data Setup Timing	40	-	ns		
t_{DH6}	Data Hold Timing	10	-	ns		

* All the timing reference is 10% and 90% of V_{DD} .



Date : Mar. 16, 2009

TECHNICAL SPECIFICATION

HYES

OLED

HL1504


Page 10 of 25

3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:


($V_{DD} = 2.8V, T_a = 25^\circ C$)

Symbol	Description	Min	Max	Unit	Port
t_{AS8}	Address Setup Timing	5	-	ns	CSB
t_{AH8}	Address Hold Timing	5	-	ns	RS
t_{CYC8}	System Cycle Timing	200	-	ns	
t_{RDLR8}	Read "L" Pulse Width	90	-	ns	RDB
t_{RDHR8}	Read "H" Pulse Width	90	-	ns	
t_{CYC8}	System Cycle Timing	100	-	ns	
t_{WRLW8}	Write "L" Pulse Width	45	-	ns	WRB
t_{WRHW8}	Write "H" Pulse Width	45	-	ns	
t_{RDD8}	Read Data Output Delay Time * $CL = 15pF$	-	60	ns	
t_{RDH8}	Data Hold Timing	0	60	ns	D[17:9]
t_{DS8}	Data Setup Timing	30	-	ns	
t_{DH8}	Data Hold Timing	10	-	ns	

* All the timing reference is 10% and 90% of V_{DD} .



(Read Timing)



(Write Timing)

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION

HYES

OLED

HL1504


Page 11 of 25

3.3.4 RGB Interface Timing Characteristics:

($V_{DD} = 2.8V$, $T_a = 25^\circ C$)

Symbol	Item	Min	Max	Unit	Port
t_{DCYC}	Dot Clock Cycle	100	-	ns	DOTCLK
t_{DLW}	Dot "L" Pulse Width	50	-	ns	
t_{DHW}	Dot "H" Pulse Width	50	-	ns	
t_{DS}	Data Setup Timing	5	-	ns	D[17:12]
t_{DH}	Data Hold Timing	5	-	ns	
t_{VLW}	Vsync Pulse Width	1	-	DOTCLK	VSYNC
t_{HLW}	Hsync Pulse Width	1	-	DOTCLK	HSYNC

* All the timing reference is 10% and 90% of V_{DD} .



DTST: Setup Time for Data Transmission

* VSYNC, HSYNC, ENABLE, and D[17:12] should be transmitted by 3 clocks for one pixel (RGB).

4. Functional Specification

4.1. Commands


Refer to the Technical Manual for the SEPS525

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


4.2.1 Power up Sequence:

1. Power up V_{DD} / V_{DDIO}
2. Send Display off command
3. Initialization
4. Clear Screen
5. Power up V_{DDH}
6. Delay 100ms
(when V_{DDH} is stable)
7. Send Display on command



4.2.2 Power down Sequence:

1. Send Display off command
2. Power down V_{DDH}
3. Delay 100ms
(when V_{DDH} is reach 0 and panel is completely discharges)
4. Power down V_{DD} / V_{DDIO}



4.3 Reset Circuit


When RESETB input is low, the chip is initialized with the following status:

1. Frame Frequency: 90Hz
2. Oscillation: Internal Oscillator On
3. DDRAM Write Horizontal Address: MX1 = 0x00, MX2 = 0x9F
4. DDRAM Write Vertical Address: MY1 = 0x00, MY2 = 0x7F
5. Display Data RAM Write: HC = 1, VC = 1, HV = 0
6. RGB Data Swap: Off
7. Row Scan Shift Direction: G0, G1, ... , G126, G127
8. Column Data Shift Direction: S0, S1, ... , S478, S479
9. Display On/Off: Off
10. Panel Display Size: FX1 = 0x00, FX2 = 0x9F, FY1 = 0x00, FY1 = 0x7F
11. Display Data RAM Read Column/Row Address: FAC = 0x00, FAR = 0x00
12. Precharge Time (R/G/B): 0 Clock
13. Precharge Current (R/G/B): 0 μ A
14. Driving Current (R/G/B): 0 μ A

4.4 Actual Application Example

Command usage and explanation of an actual example

<Initialization>



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	The operational functions work.
Low Temperature Operation	-30°C, 240 hrs	
High Temperature Storage	80°C, 240 hrs	
Low Temperature Storage	-40°C, 240 hrs	
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	-40°C ⇔ 85°C, 24 cycles 1 hr dwell	

* The samples used for the above tests do not include polarizer.

* No moisture condensation is observed during tests.

5.2 Lifetime

End of lifetime is specified as 50% of initial brightness.

Parameter	Min	Max	Unit	Condition	Notes
Operating Life Time	10,000	-	Hrs	100 cd/m ² , 50% checkerboard	6
Storage Life Time	20,000	-	Hrs	Ta=25°C, 50%RH	-

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

5.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature:	$23 \pm 5^{\circ}\text{C}$
Humidity:	$55 \pm 15\% \text{RH}$
Fluorescent Lamp:	30W
Distance between the Panel & Lamp:	$\geq 50 \text{ cm}$
Distance between the Panel & Eyes of the Inspector:	$\geq 30 \text{ cm}$
Finger glove (or finger cover) must be worn by the inspector.	
Inspection table or jig must be anti-electrostatic.	


6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	$X > 6 \text{ mm}$ (Along with Edge) $Y > 1 \text{ mm}$ (Perpendicular to edge) 

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION






HYES

OLED

HL1504

Page 17 of 25

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	<p>Any crack is not allowable.</p> 
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	
Terminal Lead Twist	Minor	<p>Not Allowable</p> 
Terminal Lead Broken	Minor	<p>Not Allowable</p> 
Terminal Lead Prober Mark	Acceptable	

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION




HYES

OLED

HL1504

Page 18 of 25

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)


Check Item	Classification	Criteria
Terminal Lead Bent (Not Twist or Broken)	Minor	<p>NG if any bent lead cause lead shorting.</p>  <p>NG for horizontally bent lead more than 50% of its width.</p> 
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION



6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Check Item	Classification	Criteria
Any Dirt & Scratch on Protective Film	Acceptable	Ignore for Any
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \leq 0.1$ Ignore $W \leq 0.1$ Ignore $W > 0.1, L \leq 2$ $n \leq 1$ $L > 2$ $n = 0$
Dirt, Spot-Shape Defect (On Polarizer)	Minor	$\Phi \leq 0.1$ Ignore $0.1 < \Phi \leq 0.25$ $n \leq 1$ $0.25 < \Phi$ $n = 0$ $\Phi \leq 0.5$ → Ignore if no Influence on Display $0.5 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	
Fingerprint, Flow Mark (On Polarizer)	Minor	Not allowable

* Protective film should not be tear off when cosmetic check.

** Definition of W & L & Φ (Unit: mm): $\Phi = (a + b) / 2$



Date : Mar. 16, 2009

TECHNICAL SPECIFICATION







HYES

OLED

HL1504

Page 20 of 25

6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	Not allowable
Bright Line	Major	
Missed Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-Uniform (Luminance Variation within a Display)	Major	

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION


HYES

OLED

HL1504

Page 21 of 25

7. Package Specifications



Date : Mar. 16, 2009

TECHNICAL SPECIFICATION

HYES

OLED


HL1504

Page 22 of 25

8. Precautions When Using These OEL Display Modules

8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - * Water
 - * Ketone
 - * Aromatic Solvents
- 6) Hold the OEL display module very carefully when placing the OEL display module onto/into any device. Do not apply excessive stress or pressure to the OEL module. And, do not over bend the film with electrode layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handling OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes

Date : Mar. 16, 2009

TECHNICAL SPECIFICATION

HYES

OLED

HL1504

Page 23 of 25

the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).

- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Univision Technology Inc.)

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SEPS525

* Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

- 1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the COF
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.