Am27LS06/27LS07

64-Bit Low-Power Noninverting-Output Bipolar RAM

DISTINCTIVE CHARACTERISTICS

- Fully decoded 16-word x 4-bit low power Schottky RAMs
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs (Am27LS07) or with open collector outputs (Am27LS06)
- Electrically tested and optically inspected die for the assemblers of hybrid products

GENERAL DESCRIPTION

The Am27LS06 and Am27LS07 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select (CS) input and open collector OR tieable outputs or three-state outputs.


An active LOW Write line (\overline{WE}) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs D_0 to

D₃ is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four noninverting outputs O_0 to O_3 .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state

BLOCK DIAGRAM



MODE SELECT TABLE

Input CS WE		Data Output	Mode	
		Status O ₀₋₃		
L	L	Output Disabled	Write	
L	Н	Selected Word	Read	
H	Х	Output Disabled	Deselect	

H = HIGH

L = LOW


X = Don't Care

PRODUCT SELECTOR GUIDE

Access Time	55 ns	65 ns	
Icc	35 mA	38 mA	
Temperature Range	С	М	
Open Collector	27LS06		
Three-State	27LS07		

Publication # Rev. Amendment 08064 A /0 Issue Date: May 1986

3-93




ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Combinations AM27LS06 PC, PCB, DC, DCB

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Combinations

Valid	Combinations	
AM27LS06	/BEA, /BFA.	
AM27LS07	/B2C	

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage0.5 V to +7.0 V
DC Voltage Applied to Outputs0.5 V to +V _{CC} Max.
DC Input Voltage0.5 V to +5.5 V
Output Current into Outputs20 mA
DC Input Current30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+45 V to +55 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 5

DC CHARACTERISTICS over operating range unless otherwise specified*

Parameter	Parameter	Test Conditions			Am27LS06/Am27LS07			
Symbol	Description				Min.	Тур.	Max.	Units
VoH	Output HIGH	V _{CC} = Min.,	I _{OH} = ~5.2 mA	COM'L	0.4			
(Note 2)	Voltage	VIN = VIH or VIL IOH = -2.0 m	I _{OH} = -2.0 mA	MIL	2.4	3.2		Volts
Vol	Output LOW	V _{CC} = Min.,	IOL = 8 mA			350	450	mV
-01	Voltage	VIN = VIH or VIL	IOL = 10 mA			380	500	mv
Vi∺	Input HIGH Level	Guaranteed Input Lo	gical HIGH	COM'L	2.0			
*IH	input nidir Level	Voltage for All Inputs (Note 3)		MIL	2.1			Volts
	lanut I OW I avail	Guaranteed Input Logical LOW COM'L		COM'L			0.8	
VIL .	Input LOW Level	Voltage for All Input	s (Note 3)	MIL			0.8	
ır			V _{CC} = Max., V _{IN} = 0.40 V			~15	-250	μΑ
'IL						-30	-250	
Ін	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.7 V				0	10	μΑ
SC (Note 2)	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.0 V (Note	V _{CC} = Max., V _{OUT} = 0.0 V (Note 4)			-45	-90	
lcc	Power Supply	All inputs = GND)	COM'L		30	35	mA
u.	Current	V _{CC} = Max.		MIL		30	38	
V _{CL}	Input Clamp Voltage	V _{CC} = Min., I _{IN} = -18 mA				-0.85	-1.2	Volts
Output Leakage		VCS = V _{IH} or VWE=V _{IL} V _{OUT} = 2.4 V, V _{CC} = Max.				0	40	
CEX	Current	VCS = V _{IH} or VWE = V _{OUT} = 0.4 V, V _{CC} =		(Note 2)	-40	0		μА

Notes: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

2. This applies to three-state devices only.


- 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where TA = TC = TJ. $\theta_{\rm JA} \approx 50^{\circ} \text{fw}$ (with moving air) for Ceramic DIP. $\theta_{\rm JC} \approx 10-17^{\circ} \text{fw}$ for flatpack and leadless chip carrier.


^{*}See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST **CIRCUIT**

SWITCHING TEST WAVEFORM

KEY TO SWITCHING WAVEFORMS





SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

				Am27LS06/Am27LS07			
			C De	vices	M De	vices	
No.	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Units
1	t _{PLH} (A)	Delay from Address to Output		55	1	65	ns
2	t _{PHL} (A)	Delay iron Address to Copper				<u> </u>	L
3	t _{PZH} (CS)	Delay from Chip Select (LOW) to Active		30		35	ns
4	t _{PZL} (CS)	Output and Correct Data			<u> </u>		
5	t _{PZH} (WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data		30		35	ns
6	t _{PZL} (WE)	(Write Recovery-See Note 1)				<u> </u>	
7	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		0		ns
-8	t _h (A)	Hold Time Address (After Termination of Write)	0		0		ns
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	45		55		ns
10	t _h (DI)	Hold Time Data Input (After Termination of Write)	0		0		ns
11	t _{pw} (WE)	Min Write Enable Pulse Width to Insure Write	45		55		ns
12	t _{PHZ} (CS)	Delay from Chip Select (HIGH) to		30	!	35	ns
13	t _{PLZ} (CS)	Inactive Output (HI-Z)			<u> </u>		ļ
14	t _{PLZ} (WE)	Delay from Write Enable (LOW)		30		35	ns
15	t _{PHZ} (WE)	to Inactive Output (HI-Z)		1	<u> </u>	1	<u> </u>

Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)


2. TPLH(A) and TPLH(A) are tested with S₁ closed and C_L = 30 pF with both input and output timing referenced to 1.5 V. 3. For open collector, all delays from Write Enable ($\overline{\text{WE}}$) or Chip Select ($\overline{\text{CS}}$) inputs to the Data Output (D_{OUT}), $\text{TPLZ}(\overline{\text{WE}})$, $\text{TPLZ}(\overline{\text{CS}})$, $\text{TPLZ}(\overline{\text{WE}})$, and $\text{TPLZ}(\overline{\text{CS}})$ are measured with S₁ closed and C_L = 30 pF and with both the input and output timing

referenced to 1.5 V. 4. For 3-state output, tpzH(WE) and tpzH(CS) are measured with S1 open, CL = 30 pF and with both the input and output timing referenced to 1.5 V. tpzL(WE) and tpzL(CS) are measured with S1 closed, CL = 30 pF and with both the input and output timing

referenced to 1.5 V. tp $_L(WE)$ and tp $_L(CO)$ are measured with S_1 open and $C_L \leqslant 5$ pF and are measured between the 1.5 V level on the input to the VOH – 500 mV level on the output. tp $_L(WE)$ and tp $_L(CO)$ are measured with S_1 closed and $C_L \leqslant 5$ pF and are measured between the 1.5 V level on the input and the Vol. +500 mV level on the output.


*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS



Write Mode (CS = LOW unless otherwise noted)

Write Cycle Timing. The cycle in initiated by an address change. After $t_s(A)$ min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_h(A)$ min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS07) while the write enable is LOW.



Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27LS07, disabled output is "OFF", represented by a single center line. For the Am27LS06, disabled output is HIGH.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
Voн	1, 2, 3
V _{OL}	1, 2, 3
V _{iH}	1, 2, 3
V _{IL}	1, 2, 3
1 _{IL}	1, 2, 3
lін	1, 2, 3
Isc	1, 2, 3
lcc	1, 2, 3
VCL	1, 2, 3
ICEX	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t _{PLH} (A)	9, 10, 11	11 9	t _s (Di)	9, 10, 11
2	t _{PHL} (A)	9, 10, 11	9	Ig(D1)	9, 10, 11
3	t _{PZH} (CS)	9, 10, 11	10	t _h (DI)	9, 10, 11
4	t _{PZL} (CS)				
5	t _{PZH} (WE)	9, 10, 11	11	t _{pw} (₩Ē)	9, 10, 11
6	t _{PZL} (WE)				
7	t _s (A)	9, 10, 11	12	t _{PHZ} (CS)	9, 10, 11
			13	t _{PLZ} (CS)	
8	t _h (A)	9, 10, 11	14	t _{PLZ} (WE)	9, 10, 11
			15	t _{PHZ} (WE)	

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.