



30V N-Channel PowerTrench[®] MOSFET

General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{DS(ON)}$, fast switching speed and extremely low $R_{DS(ON)}$ in a small package.

Applications

- DC/DC converter
- Motor Drives

Features

- 30 A, 30 V $R_{DS(ON)} = 20 \text{ m}\Omega \textcircled{0} V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 28 \text{ m}\Omega \textcircled{0} V_{GS} = 4.5 \text{ V}$
- Low gate charge (9 nC typical)
- Fast Switching
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Para	meter		Ratings	Units
V _{DSS}	Drain-Source Voltage			30	V
V _{GSS}	Gate-Source Voltage			±20	V
ID	Continuous Drain Current	@T _c =25°C	(Note 3)	30	А
		@T _A =25°C	(Note 1a)	9.5	
		Pulsed	(Note 1a)	60	
PD	Power Dissipation	@T _c =25°C	(Note 3)	36	W
		@T _A =25°C	(Note 1a)	2.8	
		@T _A =25°C	(Note 1b)	1.3	
T _J , T _{STG}	Operating and Storage Ju	nction Tempera	ture Range	-55 to +175	°C

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	3.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	45	°C/W
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W


Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDD6612A	FDD6612A	D-PAK (TO-252)	13"	12mm	2500 units
FDU6612A	FDU6612A	I-PAK (TO-251)	Tube	N/A	75


©2002 Fairchild Semiconductor Corporation

	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	ource Avalanche Ratings (Not	e 2)				I
W _{DSS}	Drain-Source Avalanche Energy	Single Pulse, V_{DD} = 15 V, I_D =10 A			90	mJ
I _{AR}	Drain-Source Avalanche Current				10	Α
Off Char	acteristics					•
BV _{DSS}	Drain–Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
$\Delta BV_{DSS} \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu$ A,Referenced to 25°C		22		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 V$, $V_{GS} = 0 V$			1	μA
I _{GSSF}	Gate–Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate–Body Leakage, Reverse	V _{GS} = -20 V V _{DS} = 0 V			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	1	1.6	3	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_{\text{J}}}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 µA,Referenced to 25°C		-4.2		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance			17 24 26	20 28 36	mΩ
g _{FS}	Forward Transconductance	$V_{DS} = 5 V$, $I_D = 9.5 A$		22		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance			830		pF
Coss	Output Capacitance	$V_{\rm DS} = 15 \text{V}, \qquad \text{V}_{\rm GS} = 0 \text{V},$		185		pF
Crss	Reverse Transfer Capacitance	f = 1.0 MHz		80		pF
_	Gate Resistance	V_{GS} = 15 mV, f = 1.0 MHz		1.8		Ω
R _G		•				
-	G Characteristics (Note 2)					
Switchin	G Characteristics (Note 2) Turn–On Delay Time			6	12	ns
Switchin t _{d(on)}		V _{DD} = 15 V, I _D = 1 A,		6 10	12 18	ns ns
Switchin t _{d(on)}	Turn–On Delay Time	V_{DD} = 15 V, I_D = 1 A, V _{GS} = 10 V, R_{GEN} = 6 Ω		-		-
Switchin t _{d(on)} t _r t _{d(off)}	Turn–On Delay Time Turn–On Rise Time			10	18	ns
Switchin t _{d(on)} t _r	Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		10 18	18 29	ns ns
Switchin t _{d(on)} t _r t _{d(off)} t _f	Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time			10 18 5	18 29 12	ns ns ns

Symbol	Paran	neter	Tes	st Conditio	ons	Min	Тур	Мах	Units
Drain-So	ource Diode Cl	naracteristic	cs and Maxi	imum Rati	inas			L	
s	Maximum Continu				J-			2.3	Α
/ _{SD}	Drain–Source Dio Voltage	de Forward	V _{GS} = 0 V,	I _S = 2.3 A	(Note 2)		0.7	1.2	V
R _{θJA} is the sum	n of the junction-to-case an $R_{\theta JC}$ is guaranteed by de	sign while R _{eCA} is de	etermined by the use	er's board design	ermal reference				
	=	a) R _{θJA} = 45° 1in² pad o	C/W when mounted f 2 oz copper	on a			= 96°C/W	when mou pad.	ntea
	letter size paper								
uise rest: Pu	lse Width < 300μs, Duty C								
Maximum curr	rent is calculated as:	$\sqrt{\frac{P_D}{R_{DS(ON)}}}$							
	naximum power dissipatior	n at T _c = 25°C and R	R _{DS(on)} is at T _{J(max)} and	d V _{GS} = 10V. Pao	ckage current i	mitation is 2	21A		
where r _D is in	naximum power dissipatior	n at T _c = 25°C and R	8 _{DS(on)} is at T _{J(max)} and	1 V ₆₈ = 10V. Pad	xage current II	mitation is 2	214		
where r _D is in	naximum power dissipation	n at T _c = 25°C and R	8 _{DS(on)} is at T _{J(max)} and	1 V ₆₈ = 10V. Pad	xage current II	mitation is 2	14		
where r _p is in	naximum power dissipatior	h at $T_c = 25^{\circ}C$ and R	8 _{DS(on)} is at T _{J(max)} and	1 V _{os} = 10V. Pad	xage current II	mitation is 2	21A		
	naximum power dissipation	h at $T_c = 25^{\circ}C$ and R	8 _{DS(on)} is at T _{J(max)} and	1 V ₆₈ = 10V. Pad	xage current II	mitation is 2	21A		



FDD6612A/FDU6612A Rev. D1 (W)



FDD6612A/FDU6612A Rev. D1 (W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production