

FDD6680A/FDU6680A

30V N-Channel PowerTrench® MOSFET

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{\text{DS}(\text{ON})}$, fast switching speed and extremely low $R_{\text{DS}(\text{ON})}$ in a small package.

Applications


- DC/DC converter
- Motor Drives

Features

- 56 A, 30 V $R_{DS(ON)} = 9.5 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 13 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$
- Low gate charge (23nC typ.)
- Fast Switching
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS(ON)}}$







Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Para	meter		Ratings	Units
V _{DSS}	Drain-Source Voltage			30	V
V _{GSS}	Gate-Source Voltage			±20	V
I _D	Continuous Drain Current	@T _C =25°C	(Note 3)	56	А
		@T _A =25°C	(Note 1a)	14	
		Pulsed	(Note 1a)	100	
P _D	Power Dissipation	@T _C =25°C	(Note 3)	60	W
		@T _A =25°C	(Note 1a)	2.8	
		@T _A =25°C	(Note 1b)	1.3	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	2.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	45	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDD6680A	FDD6680A	D-PAK (TO-252)	13"	12mm	2500 units
FDU6680A	FDU6680A	I-PAK (TO-251)	Tube	N/A	75

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings (Note	e 2)			•	
E _{AS}	Drain-Source Avalanche Energy	Single Pulse, V _{DD} = 15 V, I _D =14A			200	mJ
I _{AS}	Drain-Source Avalanche Current				56	Α
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A,Referenced to 25°C		23		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}$ $V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1	1.5	3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A,Referenced to 25°C		-4		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V}, \ I_D = 14 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \ I_D = 12 \text{ A}$ $V_{GS} = 10 \text{ V}, \ I_D = 14 \text{ A}, T_J = 125^{\circ}\text{C}$		8 10 12	9.5 13 16	mΩ
I _{D(on)}	On–State Drain Current	V _{GS} = 10 V, V _{DS} = 5 V	50			Α
g _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 9.5 \text{ A}$		41		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance			2180		pF
Coss	Output Capacitance	$V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		500		pF
C _{rss}	Reverse Transfer Capacitance	f = 1.0 MHz		255		pF
Switchir	ng Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time			13	24	ns
t _r	Turn-On Rise Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		14	26	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		43	70	ns
t _f	Turn-Off Fall Time			15	27	ns
Q_g	Total Gate Charge			23	33	nC
Q _{gs}	Gate-Source Charge	$V_{DS} = 40V,$ $I_{D} = 9.5 A,$ $V_{GS} = 5 V$		7		nC
Q_{gd}	Gate-Drain Charge	V _{GS} = 3 V		11		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings	•		•	•
Is	Maximum Continuous Drain-Source				2.3	Α
V _{SD}	Drain-Source Diode Forward Voltage	ge $V_{GS} = 0 \text{ V}$, $I_S = 2.3 \text{ A}$ (Note 2)		0.72	1.2	V

1. R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) $R_{\theta JA} = 45$ °C/W when mounted on a 1in^2 pad of 2 oz copper



b) $R_{\theta JA} = 96^{\circ}C/W$ when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < $300\mu s$, Duty Cycle < 2.0%
- $\sqrt{\frac{P_D}{R_{DS(ON)}}}$ 3. Maximum current is calculated as:

where P_D is maximum power dissipation at $T_C = 25^{\circ}C$ and $R_{DS(cn)}$ is at $T_{J(max)}$ and $V_{GS} = 10V$. Package current limitation is 21A

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation withTemperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

Typical Characteristics








Figure 7. Gate Charge Characteristics








Figure 9. Maximum Safe Operating Area






Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ FASTr™ PowerTrench® SyncFET™ Bottomless™ QFET™ TinyLogic™ GlobalOptoisolator™ QSTM UHC™ CoolFET™ GTO™ **VCX**TM $CROSSVOLT^{TM}$ QT Optoelectronics™ HiSeC™

DOME™ ISOPLANAR™ Quiet Series™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.