Dec. 2001 VER. 1.00

4-BIT SINGLE CHIP MICROCOMPUTERS

HMS38112/39112 USER'S MANUAL

- HMS38112
- HMS39112

VER. 1.00
Published by
MCU Application Team in MagnaChip Semiconductor Ltd. Co., Ltd.
© MagnaChip Semiconductor Ltd. 2004 All Right Reserved.

Additional information of this manual may be served by MagnaChip Semiconductor Ltd. Offices in Korea or Distributors and Representative listed at address directory.

MagnaChip Semiconductor Ltd. reserves the right to make changes to any Information here in at any time without notice.

The information, diagrams, and other data in this manual are correct and reliable; however, MagnaChip Semiconductor Ltd. is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

HMS38112	1	
HMS39112	2	
ARCHITECTURE	3	
INSTRUCTION	4	
APPLICATION	5	

CHAPTER 1. HMS38112

Outline of characteristics

The HMS38112 is remote control transmitter which uses CMOS technology
This enables transmission code outputs of different configurations, multiple custom code
output, and double push key output for easy fabrication.

The HMS38112 is suitable for remote control of TV, VCR, FANS, Air-conditioners, Audio Equipments, Toys, Games etc.

Characteristics

- Program memory : 1,024 bytes
- Data memory: 32 × 4 bits
- 43 types of instruction set
- 3 levels of subroutine nesting
- Operating frequency: 2.4MHz ~ 4MHz
- Instruction cycle : f_{OSC}/48
- CMOS process (Single 3.0V power supply)
- Stop mode (Through internal instruction)
- Released stop mode by key input(mask option)
- Built in Power-on Reset circuit
- Built in Transistor for I.R LED Drive : I_{OL} =250mA at V_{DD} =3V and V_{O} =0.3V
- Built in Low Voltage reset circuit
- Built in a watch dog timer (WDT)
- Low operating voltage: 2.0 ~ 3.6V
- 20 pin PDIP/SOP/SSOP package

Block Diagram




Fig 1-1 Block Diagram

Pin Assignment




Fig 1-2 HMS38112 Pin Assignment (20 PIN)

Pin Dimension




Fig 1-3. 20PDIP (300MIL) Pin Dimension (UNIT: INCH)




Fig 1-4. 20SOP (300MIL) Pin Dimension (UNIT: mm)





Fig 1-5. 20SSOP (150MIL) Pin Dimension (UNIT: inch)


Pin Description and Circuit

Pin Description

Pin	I/O	Function			
VDD	-	Connected to 2.0~ 3.6V power supply			
GND	-	Connected to 0V power supply.			
K0 ~ K3	Input	4-bit input port with built in pull-up resistor. STOP mode is released by "L" input of each pin.			
D0 ~ D5	Output	Each can be set and reset independently. The output is the structure of N-channel-open-drain.			
R0 ~ R1	Input	2-bit input port with built in pull-up resistor. STOP mode is released by "L" input of each pin.			
R2 ~ R3	I/O	2-bit I/O port. (Input mode is set only when each of them output "H".) In outputting, each can be set and reset independently(or at once.) The output is in the form of C-MOS. STOP mode is released by "L" input of each pin.			
OSC1	Input	Oscillator input. Input to the oscillator circuit and connection point for ceramic resonator. A feedback resistor is connected between this pin and OSC2.			
OSC2	Output	Connect a resonator between this pin and OSC1.			
PGND	-	Ground pin for internal high current N-channel transistor. (connected to GND)			
REMOUT	Output	High current output port for driving I.R.LED. The output is in the form N-channel open drain.			

Pin Circuit





Optional Features

The HMS38112 offers the following optional features.

These options are masked.

- I/O terminals having pull-up resistor : R2 ~ R3
- Input terminals having STOP release mode : $K0 \sim K3$, $R0 \sim R3$
- Output form at STOP mode : D4 ~D5 pins "L" or keep before stop mode

Electrical Characteristics

Absolute maximum ratings (Ta = 25 ℃)

Parameter	Symbol	Max. rating	Unit
Supply Voltage	V _{DD}	-0.3 ~ 5.0	V
Power dissipation	P_{D}	700 *	mW
Storage temperature range	Tstg	-55 ~ 125	°C
Input voltage	V _{IN}	-0.3 ~ V _{DD} +0.3	V
Output voltage	V _{OUT}	-0.3 ~ V _{DD} +0.3	V

Recommended operating condition


Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	V _{DD}	2.4MHz ~ 4MHz	2.0 ~ 3.6	V
Operating temperature	Topr	-	-20 ~ +70	Ç


Electrical characteristics (Ta=25 $^{\circ}$ C, V_{DD} = 3V)

Parameter	Parameter			Limits		Unit	Condition
			Min.	Тур.	Max.	Onne	
Input H current		I _{IH}	-	-	1	uA	VI=V _{DD}
K Pull-up Resis	stance	R _{PU1}	70	140	300	kΩ	VI=GND
R Pull-up Resis	stance	R _{PU2}	70	140	300	kΩ	VI=GND, Output off
Feedback Resis	stance	R _{FD}	0.3	1.0	3.0	MΩ	V _{OSC1} =GND, V _{OSC2} =VDD
K, R input H vol	tage	V _{IH1}	2.1	-	-	V	-
K, R input L volt	age	V _{IL1}	-	-	0.9	V	-
D. R output L vo	oltage	V _{OL2} *1	-	0.15	0.4	V	I _{OL} =3mA
OSC2 output L	voltage	V _{OL3}	-	0.4	0.9	V	I _{OL} =150uA
OSC2 output H	voltage	V _{OH3}	2.1	2.5	-	V	I _{OH} =-150uA
REMOUT outpu	it L current	I _{OL1}		250		mA	V _{OL} =0.3V
REMOUT leaka	age current	I _{OLK1}	-	-	1	uA	V _{0UT} =V _{DD} , Output off
D, R output leak	age current	I _{OLK2}	-	-	1	uA	V _{OUT} =V _{DD} , Output off
Current on STC	P mode	I _{STP}	-	-	1	uA	At STOP mode
Operating supp	y current	I _{DD} *2	-	0.5	1.5	mA	f _{OSC} =4MHz
System clock frequency	f _{OSC} /48	f _{osc}	2.4	-	4	MHz	MHZ version

^{*1} Refer to Fig.1-6 < I_{OL2} vs. V_{OL2} Graph>

^{*2} I_{DD} is measured at RESET mode.





1	
2	
3	
4]
5]
	3

CHAPTER 2. HMS39112

Outline of characteristics

The HMS39112 is remote control transmitter which uses CMOS technology

This enables transmission code outputs of different configurations, multiple custom code output, and double push key output for easy fabrication.

The HMS39112 is suitable for remote control of TV, VCR, FANS, Air-conditioners,

Audio Equipments, Toys, Games etc.

It is possible to structure the 8 x 7 key matrix.

Characteristics

• Program memory : 1,024 bytes

• Data memory: 32 × 4 bits

- 43 types of instruction set
- 3 levels of subroutine nesting
- Operating frequency: 2.4MHz ~ 4MHz
- Instruction cycle : f_{OSC}/48
- CMOS process (Single 3.0V power supply)
- Stop mode (Through internal instruction)
- Released stop mode by key input(mask option)
- Built in Power-on Reset circuit
- Built in Low Voltage reset circuit
- Built in a watch dog timer (WDT)
- Low operating voltage: 2.0 ~ 3.6V
- 20 pin PDIP/SOP/SSOP package

Block Diagram




Fig 2-1 Block Diagram

Pin Assignment




Fig 2-2 HMS39112 Pin Assignment (20 PIN)

Pin Dimension




Fig 2-3. 20PDIP (300MIL) Pin Dimension (UNIT: INCH)




Fig 2-4. 20SOP (300MIL) Pin Dimension (UNIT: mm)





Fig 2-5. 20SSOP (150MIL) Pin Dimension (UNIT: INCH)


Pin Description and Circuit

Pin Description

Pin	I/O	Function
VDD	-	Connected to 2.0~ 3.6V power supply
GND	-	Connected to 0V power supply.
K0 ~ K3	Input	4-bit input port with built in pull-up resistor. STOP mode is released by "L" input of each pin.(masked option)
D0 ~ D6	Output	Each can be set and reset independently. The output is the structure of N-channel-open-drain.
R0 ~ R1	Input	2-bit input port with built in pull-up resistor. STOP mode is released by "L" input of each pin.(masked option)
R2 ~ R3	I/O	2-bit I/O port. (Input mode is set only when each of them output "H".) In outputting, each can be set and reset independently(or at once.) The output is in the form of C-MOS. STOP mode is released by "L" input of each pin. Pull-up resistor and STOP release mode can be respectively selected as masked option for each pin.(It is released by "L" input at STOP)
OSC1	Input	Oscillator input. Input to the oscillator circuit and connection point for ceramic resonator. A feedback resistor is connected between this pin and OSC2.
OSC2	Output	Connect a resonator between this pin and OSC1.
REMOUT	Output	High current output port for driving I.R.LED. The output is in the form N-channel open drain.

Pin Circuit





Optional Features

The HMS39112 offers the following optional features.

These options are masked.

- I/O terminals having pull-up resistor : R2 ~ R3
- Input terminals having STOP release mode : $K0 \sim K3$, $R0 \sim R3$
- Output form at STOP mode : D4 ~D6 pins "L" or keep before stop mode

Electrical Characteristics

Absolute maximum ratings (Ta = 25℃)

Parameter	Symbol	Max. rating	Unit
Supply Voltage	V_{DD}	-0.3 ~ 5.0	V
Power dissipation	P_{D}	700 *	mW
Storage temperature range	Tstg	-55 ~ 125	°C
Input voltage	V _{IN}	-0.3 ~ V _{DD} +0.3	V
Output voltage	V _{OUT}	-0.3 ~ V _{DD} +0.3	V

Recommended operating condition

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	V_{DD}	2.4MHz ~ 4MHz	2.0 ~ 3.6	V
Operating temperature	Topr	-	-20 ~ +70	Ç

Electrical characteristics (Ta=25 $^{\circ}$ C, V_{DD} = 3V)

Parameter	Parameter Symbol Limits Min. Typ. Max.			Limits		Unit	Condition
			Oilit	Containon			
Input H current		I _{IH}	-	-	1	uA	VI=V _{DD}
K Pull-up Resis	stance	R _{PU1}	70	140	300	kΩ	VI=GND
R Pull-up Resis	stance	R _{PU2}	70	140	300	kΩ	VI=GND, Output off
Feedback Resis	stance	R _{FD}	0.3	1.0	3.0	MΩ	V _{OSC1} =GND, V _{OSC2} =VDD
K, R input H vol	tage	V _{IH1}	2.1	-	-	V	-
K, R input L volt	age	V _{IL1}	-	-	0.9	V	-
D. R output L vo	oltage	V _{OL2} *1	-	0.15	0.4	V	I _{OL} =3mA
OSC2 output L	voltage	V _{OL3}	-	0.4	0.9	V	I _{OL} =150uA
OSC2 output H	voltage	V _{OH3}	2.1	2.5	-	V	I _{OH} =-150uA
REMOUT outpu	it L current	I _{OL1} *2	0.5	1.1	3	mA	V _{OL1} =0.4V
REMOUT outpu	t H current	I _{OH1} *3	-5	-15	-30	mA	V _{OH1} =2V
D, R output leak	age current	I _{OLK2}	-	-	1	uA	V _{OUT} =V _{DD} , Output off
Current on STC	P mode	I _{STP}	-	-	1	uA	At STOP mode
Operating supp	y current	I _{DD} *4	-	0.5	1.5	mA	f _{OSC} =4MHz
System clock frequency	f _{OSC} /48	f _{osc}	2.4	-	4	MHz	MHZ version

^{*1} Refer to Fig.2-6 < I_{OL2} vs. V_{OL2} Graph>

^{*2} Refer to Fig.2-7 $< I_{OL1}$ vs. V_{OL1} Graph>

^{*3} Refer to Fig.2-8 < I_{OH1} vs. V_{OH1} Graph>

 $^{^{*}4\;\;}I_{DD}$ is measured at RESET mode.

Fig 2-6. $\rm\,I_{OL2}$ vs. $\rm\,V_{OL2}\,$ Graph. (D, R Port)




Fig 2-7. I_{OL1} vs V_{OL1} Graph (REMOUT Port)





Fig 2-8. I_{OH1} vs V_{OH1} Graph (REMOUT Port)



HMS38112	1
HMS39112	2
ARCHITECTURE	3
INSTRUCTION	4
APPLICATION	5

CHAPTER 3. Architecture

Program Memory

The HMS38112/39112 can incorporate maximum 1,024 words (64 words×16 pages×8bits) for program memory. Program counter PC (A0~A5) and page address register (A6~A9) are used to address the whole area of program memory having an instruction (8bits) to be next executed.

The program memory consists of 64 words on each page, and thus each page can hold up to 64 steps of instructions.

The program memory is composed as shown below.




Fig 3-1 Configuration of Program Memory

Address Register

The following registers are used to address the ROM.

- Page address register (PA):
 Holds ROM's page number (0~Fh) to be addressed.
- Page buffer register (PB):
 Value of PB is loaded by an LPBI command when newly addressing a page.
 Then it is shifted into the PA when rightly executing a branch instruction (BR) and a subroutine call (CAL).
- Program counter (PC):
 Available for addressing word on each page.
- Stack register (SR):
 Stores returned-word address in the subroutine call mode.

(1) Page address register and page buffer register :

Address one of pages #0 to #15 in the EPROM by the 4-bit binary counter. Unlike the program counter, the page address register is usually unchanged so that the program will repeat on the same page unless a page changing command is issued. To change the page address, take two steps such as (1) writing in the page buffer what page to jump (execution of LPBI) and (2) execution of BR or CAL, because instruction code is of eight bits so that page and word can not be specified at the same time.

In case a return instruction (RTN) is executed within the subroutine that has been called in the other page, the page address will be changed at the same time.

(2) Program counter:

This 6-bit binary counter increments for each fetch to address a word in the currently addressed page having an instruction to be next executed. For easier programming, at turning on the power, the program counter is reset to the zero location. The PA is also set to "0". Then the program counter specifies the next address in random sequence. When BR, CAL or RTN instructions are decoded, the switches on each step are turned off not to update the address. Then, for BR or CAL, address data are taken in from the instruction operands (a_0 to a_5), or for RTN, and address is fetched from stack register No. 1.

(3) Stack register:

This stack register provides two stages each for the program counter (6bits) and the page address register (4bits) so that subroutine nesting can be made on two levels.

Data Memory (RAM)

Up to 32 nibbles (16 words \times 2pages \times 4bits) is incorporated for storing data. The whole data memory area is indirectly specified by a data pointer (X,Y). Page number is specified by zero bit of X register, and words in the page by 4 bits in Y-register. Data memory is composed in 16 nibbles/page. Figure 4-2 shows the configuration.




Fig 3-2 Composition of Data Memory

X-register (X)

X-register is consist of 2bit, X0 is a data pointer of page in the RAM, X1 is reserved.

	X1=0	X1=1
Y=0	D0	Reserved
Y=1	D1	Reserved

Table 3-1 Mapping table between X and Y register

Y-register (Y)

Y-register has 4 bits. It operates as a data pointer or a general-purpose register. Y-register specifies an address $(a_0 \sim a_3)$ in a page of data memory, as well as it is used to specify an output port. Further it is used to specify a mode of carrier signal outputted from the REMOUT port. It can also be treated as a general-purpose register on a program.

Accumulator (A_{cc})

The 4-bit register for holding data and calculation results.

Arithmetic and Logic Unit (ALU)

In this unit, 4bits of adder/comparator are connected in parallel as it's main components and they are combined with status latch and status logic (flag.)

(1) Operation circuit (ALU):

The adder/comparator serves fundamentally for full addition and data comparison. It executes subtraction by making a complement by processing an inversed output of A_{CC} (A_{CC} +1)

(2) Status logic:

This is to bring an ST, or flag to control the flow of a program. It occurs when a specified instruction is executed in three cases such as overflow or underflow in operation and two inputs unequal.

State Counter (SC)

A fundamental machine cycle timing chart is shown below. Every instruction is one byte length. Its execution time is the same. Execution of one instruction takes 6 clocks for fetch cycle and 6 clocks for execute cycle (12 clocks in total). Virtually these two cycles proceed simultaneously, and thus it is apparently completed in 6 clocks (one machine cycle). Exceptionally BR, CAL and RTN instructions is normal execution time since they change an addressing sequentially. Therefore, the next instruction is prefetched so that its execution is completed within the fetch cycle.





Fig. 3-3 Fundamental timing chart

Clock Generator

The HMS38112/39112 have an internal clock oscillator. The oscillator circuit is designed to operate with an external ceramic resonator.

Oscillator circuit is able to organize by connecting ceramic resonator to outside.

* It is necessary to connect capacitor to outside in order to change ceramic resonator, you must refer to a manufacturer's resonator matching guide.




HMS 38112	3.64MHz	4.00MHz
MURATA	CSTLS3M64G56-B0	CSTLS3M64G56-B0
CORETECH	CRTL3.64MR	CRTL4.00MR
TDK	FCR3.64MC5	FCR4.0MC5

^{*} All type have the built-in loading capacitors.

Pulse Generator

The following frequency and duty ratio are selected for carrier signal outputted from the REMOUT port depending on a PMR (Pulse Mode Register) value set in a program.



PMR	REMOUT signal	
0	$T=1/f_{PUL} = 96/f_{OSC},$	T1/T = 1/2
1	$T=1/f_{PUL} = 96/f_{OSC}$	T1/T = 1/3
2	$T=1/f_{PUL} = 64/f_{OSC}$	T1/T = 1/2
3	$T=1/f_{PUL} = 64/f_{OSC}$	T1/T = 1/4
4	$T=1/f_{PUL} = 88/f_{OSC}$	T1/T = 4/11
5	No Pulse (same to D0 ~ D9)	
6	$T=1/f_{PUL} = 96/f_{OSC}$	T1/T = 1/4
7	No pulse (same to D0 ~ D9)	

^{*} Default value is "0"

Table 3-2 PMR selection table

Reset Operation

HMS38112/39112 have three reset sources. One is a built-in Power-on reset circuit, another is a built-in Low VDD Detection circuit, the other is the overflow of Watch Dog Timer (WDT). All reset operations are internal in the HMS38112.

Built-in Power On Reset Circuit

HMS38112/39112 has a built-in Power-on reset circuit consisting of an about 1^{MQ} Resistor and a 3pF Capacitor. When the Power-on reset pulse occurs, system reset signal is latched and WDT is cleared. After the overflow time of WDT (2¹³ x System clock time), system reset signal is released.




Fig. 3-4 Power-On Reset Circuit and Timing Chart

Built-in Low VDD Reset Circuit

HMS38112/39112 have a Low VDD detection circuit.

If VDD become Reset Voltage of Low VDD Detection circuit at a active status, system reset occur and WDT is cleared.

After VDD is increased upper Reset Voltage again, WDT is re-counted and if WDT is overflowed, system reset is released.




Fig. 3-5 Low Voltage Detection diagram

Watch Dog Timer (WDT)

Watch dog timer is organized binary of 14 steps. The signal of $f_{\rm OSC}/48$ cycle comes in the first step of WDT after WDT reset. If this counter was overflowed, reset signal automatically come out so that internal circuit is initialized.

The overflow time is $8 \times 6 \times 2^{13}/f_{OSC}$ (108.026ms at $f_{OSC} = 3.64$ MHz) Normally, the binary counter must be reset before the overflow by using reset instruction (WDTR), Power-on reset pulse or Low VDD detection pulse.

* It is constantly reset in STOP mode. When STOP is released, counting is restarted. (Refer to STOP Operation>)




Fig 3-6 Block Diagram of Watch-dog Timer

STOP Operation

Stop mode can be achieved by STOP instructions.

In stop mode:

- 1. Oscillator is stopped, the operating current is low.
- 2. Watch dog timer is reset, D0~D3 output and REMOUT output are "L".
- 3. Part other than WDT, D0~D3 output and REMOUT output have a value before come into stop mode.

Stop mode is released when one of K or R input is going to "L".

- 1. State of D0~D3 output and REMOUT output is return to state of before stop mode is achieved.
- 2. After 2¹⁰ × System clock time for stable oscillating, first instruction start to operate.
- 3. In return to normal operation, WDT is counted from zero again.

But, at executing stop instruction, if one of K or R input is chosen to "L", stop instruction is same to NOP instruction.

HMS38112	1	
HMS39112	2	
ARCHITECTURE	3	
INSTRUCTION	4	
APPLICATION	5	

CHAPTER 4. Instruction

INSTRUCTION FORMAT

All of the 43 instruction in HMS38112/39112 is format in two fields of OP code and operand which consist of eight bits. The following formats are available with different types of operands.

*Format

All eight bits are for OP code without operand.

*Format II

Two bits are for operand and six bits for OP code. Two bits of operand are used for specifying bits of RAM and X-register (bit 1 and bit 7 are fixed at "0")

*Format III

Four bits are for operand and the others are OP code. Four bits of operand are used for specifying a constant loaded in RAM or Y-register, a comparison value of compare command, or page addressing in ROM.

*Format IV

Six bits are for operand and the others are OP code. Six bits of operand are used for word addressing in the ROM.

INSTRUCTION TABLE

The HMS38112/39112 provides the following 43 basic instructions.

	Category	Mnemonic	Function	ST*1
1		LAY	A ← Y	S
2	Register to Register	LYA	Y ← A	S
3	rtogister	LAZ	A ← 0	S
4		LMA	$M(X,Y) \leftarrow A$	S
5		LMAIY	$M(X,Y) \leftarrow A, Y \leftarrow Y+1$	S
6	RAM to Register	LYM	$Y \leftarrow M(X,Y)$	S
7	rtogister	LAM	$A \leftarrow M(X,Y)$	S
8		XMA	$A \leftrightarrow M(X,Y)$	S
9		LYI i	Y ← i	S
10	Immediate	LMIIY i	$M(X,Y) \leftarrow i, Y \leftarrow Y+1$	S
11		LXI n	X ← n	S
12		SEM n	M(n) ← 1	S
13	RAM Bit Manipulation	REM n	M(n) ← 0	S
14		TM n	TEST M(n) = 1	E
15		BR a	if ST = 1 then Branch	S
16	ROM	CAL a	if ST = 1 then Subroutine call	S
17	Address	RTN	Return from Subroutine	S
18		LPBI i	PB ←i	S
19		AM	$A \leftarrow A + M(X,Y)$	С
20		SM	$A \leftarrow M(X,Y) - A$	В
21		IM	A ← M(X,Y) + 1	С
22	Arithmetic	DM	A ← M(X,Y) - 1	В
23		IA	A ← A+1	S
24		IY	Y ← Y+1	С
25		DA	A ← A - 1	В

	Category	Mnemonic	Function	ST*1
26		DY	Y ← Y-1	В
27	Arithmetic	EORM	A ← A ④ M (X,Y)	S
28		NEGA	$A \leftarrow \overline{A} + 1$	Z
29		ALEM	TEST $A \leq M(X,Y)$	E
30		ALEI i	TEST A ≤ i	E
31		MNEZ	TEST $M(X,Y) \neq 0$	N
32	Comparison	YNEA	TEST Y ≠ A	N
33		YNEI i	TEST Y ≠ i	N
34		KNEZ	TEST K ≠ 0	N
35		RNEZ	TEST R ≠ 0	N
36		LAK	A ← K	S
37	Input /	LAR	A ← R	S
38	Output	so	Output(Y) ← 1 at HMS39112, 0 at HMS38112	S
39		RO	Output(Y) ← 0 at HMS39112, 1 at HMS39112	S
40		WDTR	Watch Dog Timer Reset	S
41	Control	STOP	Stop operation	S
42	Control	LPY	PMR ← Y	S
43		NOP	No operation	S

Note) $i = 0 \sim f$, $n = 0 \sim 3$, a = 6bit PC Address

- S: On executing an instruction, status is unconditionally set.
- C : Status is only set when carry or borrow has occurred in operation.
- B: Status is only set when borrow has not occurred in operation.
- E: Status is only set when equality is found in comparison.
- N: Status is only set when equality is not found in comparison.
- Z : Status is only set when the result is zero.

^{*1} Column ST indicates conditions for changing status. Symbols have the following meanings

Port Operation

Value of X-reg	Value of Y-reg	Operation
0 or 1	0 ~ 6	SO: $D(Y) \leftarrow 1(High-Z)$ RO: $D(Y) \leftarrow 0$
0 or 1	8	REMOUT port repeats "H" and "L" in pulse frequency. (When PMR = 5, it is fixed at "H") SO: REMOUT(PMR) ← 1 at HMS39112, 0 at HMS38112 RO: REMOUT(PMR) ← 0 at HMS39112, 1 at HMS38112
0 or 1	9	SO : D0 ~ D6← 1 (High-Z) RO : D0 ~ D6← 0
0 or 1	C ~ D	SO : R(Y-Ah) ← 1 RO : R(Y-Ah) ← 0
0 or 1	E	SO: R2 ~ R3 ← 1 RO: R2 ~ R3 ← 0
0 or 1	F	SO : D0 ~ D6 ← 1(High-Z), R2 ~ R3 ← 1 RO : D0 ~ D6 ← 0, R2 ~ R3 ← 0

DETAILS OF INSTRUCTION SYSTEM

All 43 basic instructions of the HMS38112/39112 are one by one described in detail below.

Description Form

Each instruction is headlined with its mnemonic symbol according to the instructions table given earlier.

Then, for quick reference, it is described with basic items as shown below. After that, detailed comment follows.

• Items :

- Naming : Full spelling of mnemonic symbol

- Status : Check of status function
- Format : Categorized into | to |V
- Operand : Omitted for Format |

- Function

Chapter 4. Instruction

(1) LAY

Naming: Load Accumulator from Y-Register

 $\begin{array}{lll} \text{Status}: & \text{Set} \\ \text{Format}: & \text{I} \\ \text{Function}: & \text{A} \leftarrow \text{Y} \end{array}$

<Comment> Data of four bits in the Y-register is unconditionally transferred

to the accumulator. Data in the Y-register is left unchanged.

(2) LYA

Naming: Load Y-register from Accumulator

 $\begin{array}{lll} \text{Status}: & \text{Set} \\ \text{Format}: & \text{I} \\ \text{Function}: & \text{Y} \leftarrow \text{A} \end{array}$

<Comment> Load Y-register from Accumulator

(3) LAZ

Naming: Clear Accumulator

runction. A \(\bigcup 0

<Comment> Data in the accumulator is unconditionally reset to zero.

(4) LMA

Naming: Load Memory from Accumulator

Status : Set Format : I

Function: $M(X,Y) \leftarrow A$

<Comment> Data of four bits from the accumulator is stored in the RAM

location addressed by the X-register and Y-register. Such data

is left unchanged.

(5) LMAIY

Naming: Load Memory from Accumulator and Increment Y-Register

Status : Set Format : I

Function: $M(X,Y) \leftarrow A, Y \leftarrow Y+1$

<Comment> Data of four bits from the accumulator is stored in the RAM

location addressed by the X-register and Y-register. Such data

is left unchanged.

(6) LYM

Naming: Load Y-Register form Memory

Status : Set Format : I

Function: $Y \leftarrow M(X,Y)$

<Comment> Data from the RAM location addressed by the X-register and

Y-register is loaded into the Y-register. Data in the memory is

left unchanged.

(7) LAM

Naming: Load Accumulator from Memory

Status : Set Format : I

Function: $A \leftarrow M(X,Y)$

<Comment> Data from the RAM location addressed by the X-register and

Y-register is loaded into the Y-register. Data in the memory is

left unchanged.

(8) XMA

Naming: Exchanged Memory and Accumulator

Status : Set Format : I

Function: $M(X,Y) \leftrightarrow A$

<Comment> Data from the memory addressed by X-register and Y-register

is exchanged with data from the accumulator. For example, this instruction is useful to fetch a memory word into the accumulator for operation and store current data from the accumulator into the RAM. The accumulator can be restored

by another XMA instruction.

(9) LYI i

Naming: Load Y-Register from Immediate

Status : Set Format : III

Operand : Constant $0 \le i \le 15$

Function: $Y \leftarrow i$

<Purpose> To load a constant in Y-register. It is typically used to specify

Y-register in a particular RAM word address, to specify the address of a selected output line, to set Y-register for specifying a carrier signal outputted from OUT port, and to initialize Y-register for loop control. The accumulator can be

restored by another XMA instruction.

<Comment> Data of four bits from operand of instruction is transferred to

the Y-register.

Chapter 4. Instruction

(10) LMIIY i

Naming: Load Memory from Immediate and Increment Y-Register

Status : Set Format : III

Operand : Constant $0 \le i \le 15$ Function : $M(X,Y) \leftarrow i, Y \leftarrow Y + 1$

<Comment> Data of four bits from operand of instruction is stored into the

RAM location addressed by the X-register and Y-register.

Then data in the Y-register is incremented by one.

(11) LXI n

Naming: Load X-Register from Immediate

Status: Set Format:

Operand : X file address $0 \le n \le 3$

Function: $X \leftarrow n$

<Comment> A constant is loaded in X-register. It is used to set X-register in

an index of desired RAM page. Operand of 1 bit of command

is loaded in X-register.

(12) SEM n

Naming: Set Memory Bit

Status : Set Format :

Operand : Bit address $0 \le n \le 3$

Function: $M(X,Y,n) \leftarrow 1$

<Comment> Depending on the selection in operand of operand, one of four

bits is set as logic 1 in the RAM memory addressed in accordance with the data of the X-register and Y-register.

(13) REM n

Naming: Reset Memory Bit

Status : Set Format :

Operand : Bit address $0 \le n \le 3$

Function: $M(X,Y,n) \leftarrow 0$

<Comment> Depending on the selection in operand of operand, one of four

bits is set as logic 0 in the RAM memory addressed in accordance with the data of the X-register and Y-register.

(14) TM n

Naming: Test Memory Bit

Status: Comparison results to status

Format:

Operand : Bit address $0 \le n \le 3$ Function : $M(X,Y,n) \leftarrow 1$?

 $ST \ \leftarrow \ 1 \ when \ M(X,Y,n){=}1, \ ST \ \leftarrow \ 0 \ when \ M(X,Y,n){=}0$

<Purpose> A test is made to find if the selected memory bit is logic. 1

Status is set depending on the result.

(15) BR a

Naming: Branch on status 1

Status: Conditional depending on the status

Format: IV

Operand: Branch address a (Addr)

Function: When ST =1, PA \leftarrow PB, PC \leftarrow a(Addr)

When ST = 0, PC \leftarrow PC + 1, ST \leftarrow 1

Note: PC indicates the next address in a fixed sequence that

is actually pseudo-random count.

<Purpose> For some programs, normal sequential program execution can

be change.

A branch is conditionally implemented depending on the status

of results obtained by executing the previous instruction.

<Comment>

- Branch instruction is always conditional depending on the status.
- a. If the status is reset (logic 0), a branch instruction is not rightly executed but the next instruction of the sequence is executed.
- b. If the status is set (logic 1), a branch instruction is executed as follows.
- Branch is available in two types short and long. The former is for addressing in the current page and the latter for addressing in the other page. Which type of branch to exeute is decided according to the PB register. To execute a long branch, data of the PB register should in advance be modified to a desired page address through the LPBI instruction.

(16) CAL a

Naming: Subroutine Call on status 1

Status: Conditional depending on the status

Format: IV

Operand: Subroutine code address a(Addr)

Function: When ST =1, PC \leftarrow a(Addr) PA \leftarrow PB

 $\begin{array}{lll} \text{SR1} \leftarrow \text{PC} + 1, & \text{PSR1} \leftarrow \text{PA} \\ \text{SR2} \leftarrow \text{SR1} & \text{PSR2} \leftarrow \text{PSR1} \\ \text{SR3} \leftarrow \text{SR2} & \text{PSR3} \leftarrow \text{PSR2} \end{array}$

When ST = 0 PC \leftarrow PC + 1 PB \leftarrow PS $ST \leftarrow 1$

Note: PC actually has pseudo-random count against the next

instruction.

<Comment>

• In a program, control is allowed to be transferred to a mutual subroutine. Since a call instruction preserves the return address, it is possible to call the subroutine from different locations in a program, and the subroutine can return control accurately to the address that is preserved by the use of the call return instruction (RTN).

Such calling is always conditional depending on the status.

- a. If the status is reset, call is not executed.
- b. If the status is set, call is rightly executed.

The subroutine stack (SR) of three levels enables a subroutine to be manipulated on three levels. Besides, a long call (to call another page) can be executed on any level.

• For a long call, an LPBI instruction should be executed before the CAL. When LPBI is omitted (and when PA=PB), a short call (calling in the same page) is executed.

(17) RTN

Naming: Return from Subroutine

Status : Set Format :

Function: $PC \leftarrow SR1$ $PA, PB \leftarrow PSR1$

<Purpose> Control is returned from the called subroutine to the calling

program.

<Comment> Control is returned to its home routine by transferring to the PC

the data of the return address that has been saved in the stack

register (SR1).

At the same time, data of the page stack register (PSR1) is

transferred to the PA and PB.

(18) LPBI i

Naming: Load Page Buffer Register from Immediate

Status : Set Format : III

Operand: ROM page address $0 \le i \le 15$

Function: $PB \leftarrow i$

<Purpose> A new ROM page address is loaded into the page buffer

register (PB).

This loading is necessary for a long branch or call instruction.

<Comment> The PB register is loaded together with three bits from 4 bit

operand.

(19) AM

Naming: Add Accumulator to Memory and Status 1 on Carry

Status: Carry to status

Format:

Function: A \leftarrow M(X,Y)+A, ST \leftarrow 1(when total>15),

 $ST \leftarrow 0$ (when total ≤ 15)

Comment> Data in the memory location addressed by the X and Y-register

is added to data of the accumulator. Results are stored in the accumulator. Carry data as results is transferred to status. When the total is more than 15, a carry is caused to put "1"

in the status. Data in the memory is not changed.

(20) SM

Naming: Subtract Accumulator to Memory and Status 1 Not Borrow

Status: Carry to status

Format :

Function : $A \leftarrow M(X,Y) - A$ $ST \leftarrow 1(when A \le M(X,Y))$

 $ST \leftarrow O(when A > M(X,Y))$

<Comment> Data of the accumulator is, through a 2's complemental

addition, subtracted from the memory word addressed by the Y-register. Results are stored in the accumulator. If data of the accumulator is less than or equal to the memory word, the status is set to indicate that a borrow is not caused.

If more than the memory word, a borrow occurs to reset the

status to "0".

(21) IM

Naming: Increment Memory and Status 1 on Carry

Status: Carry to status

Format:

Function: A \leftarrow M(X,Y) + 1 ST \leftarrow 1(when M(X,Y) \geq 15)

 $ST \leftarrow 0$ (when M(X,Y) < 15)

<Comment> Data of the memory addressed by the X and Y-register is

fetched. Adding 1 to this word, results are stored in the

accumulator. Carry data as results is transferred to the status. When the total is more than 15, the status is set. The memory is left unchanged.

(22) DM

Naming: Decrement Memory and Status 1 on Not Borrow

Status: Carry to status

Format :

Function: A \leftarrow M(X,Y) - 1 ST \leftarrow 1(when M(X,Y) \geq 1)

 $ST \leftarrow 0$ (when M(X,Y) = 0)

Comment> Data of the memory addressed by the X and Y-register is

fetched, and one is subtracted from this word (addition of Fh)> Results are stored in the accumulator. Carry data as results is transferred to the status. If the data is more than or equal to one, the status is set to indicate that no borrow is caused. The

memory is left unchanged.

(23) IA

Naming: Increment Accumulator

Status : Set Format :

Function: $A \leftarrow A+1$

<Comment> Data of the accumulator is incremented by one. Results are

returned to the accumulator.

A carry is not allowed to have effect upon the status.

(24) IY

Naming: Increment Y-Register and Status 1 on Carry

Status: Carry to status

Format:

Function: $Y \leftarrow Y + 1$ ST \leftarrow 1 (when Y = 15)

 $ST \leftarrow 0$ (when Y < 15)

<Comment> Data of the Y-register is incremented by one and results are

returned to the Y-register.

Carry data as results is transferred to the status. When the

total is more than 15, the status is set.

(25) DA

Naming: Decrement Accumulator and Status 1 on Borrow

Status: Carry to status

Format :

Function: $A \leftarrow A - 1$ $ST \leftarrow 1$ (when $A \ge 1$)

 $ST \leftarrow 0 \text{ (when A = 0)}$

<Comment> Data of the accumulator is decremented by one. As a result

(by addition of Fh), if a borrow is caused, the status is reset to "0" by logic. If the data is more than one, no borrow occurs

and thus the status is set to "1".

Chapter 4. Instruction

(26) DY

Naming: Decrement Y-Register and Status 1 on Not Borrow

Status: Carry to status

Format :

Function: $Y \leftarrow Y - 1$ $ST \leftarrow 1 \text{ (when } Y \ge 1)$

 $ST \leftarrow 0 \text{ (when } Y = 0)$

<Purpose> Data of the Y-register is decremented by one.

<Comment> Data of the Y-register is decremented by one by addition of

minus 1 (Fh).

Carry data as results is transferred to the status. When the results is equal to 15, the status is set to indicate that no

borrow has not occurred.

(27) EORM

Naming: Exclusive or Memory and Accumulator

Status : Set Format :

Function: $A \leftarrow M(X,Y) \oplus A$

<Comment> Data of the accumulator is, through a Exclusive OR,

subtracted from the memory word addressed by X and Y-

register. Results are stored into the accumulator.

(28) **NEGA**

Naming: Negate Accumulator and Status 1 on Zero

Status: Carry to status

Format:

Function: $A \leftarrow \overline{A} + 1$ $ST \leftarrow 1 \text{ (when } A = 0)$

 $ST \leftarrow 0$ (when A != 0)

<Purpose> The 2's complement of a word in the accumulator is obtained.
<Comment> The 2's complement in the accumulator is calculated by adding

one to the 1's complement in the accumulator. Results are stored into the accumulator. Carry data is transferred to the status. When data of the accumulator is zero, a carry is

caused to set the status to "1".

(29) ALEM

Naming: Accumulator Less Equal Memory

Status: Carry to status

Format:

 $ST \leftarrow 1 \text{ (when } A \leq M(X,Y))$ Function: $A \leq M(X,Y)$

 $ST \leftarrow 0 \text{ (when A > M(X,Y))}$

<Comment> Data of the accumulator is, through a complemental addition,

> subtracted from data in the memory location addressed by the X and Y-register. Carry data obtained is transferred to the status. When the status is "1", it indicates that the data of the accumulator is less than or equal to the data of the memory word. Neither of those data is not changed.

(30) ALEI

Naming: Accumulator Less Equal Immediate

Status: Carry to status

Format: Ш

Function: $A \leq i$ $ST \leftarrow 1 \text{ (when } A \leq i)$

 $ST \leftarrow 0 \text{ (when A > i)}$

<Purpose> Data of the accumulator and the constant are arithmetically

compared.

Data of the accumulator is, through a complemental addition, <Comment>

subtracted from the constant that exists in 4bit operand. Carry data obtained is transferred to the status. The status is set

when the accumulator value is less than or equal to the

constant. Data of the accumulator is left unchanged.

(31) MNEZ

Naming: Memory Not Equal Zero Status: Comparison results to status

Format:

 $M(X,Y) \neq 0$ $ST \leftarrow 1(when M(X,Y) \neq 0)$ Function:

 $ST \leftarrow 0 \text{ (when } M(X,Y) = 0)$

<Purpose> A memory word is compared with zero.

<Comment> Data in the memory addressed by the X and Y-register is

logically compared with zero. Comparison data is thransferred

to the status. Unless it is zero, the status is set.

(32) YNEA

Naming: Y-Register Not Equal Accumulator Status: Comparison results to status

Format :

Function: $Y \neq A$ $ST \leftarrow 1 \text{ (when } Y \neq A)$

 $ST \leftarrow 0 \text{ (when } Y = A)$

<Purpose> Data of Y-register and accumulator are compared to check if

they are not equal.

<Comment> Data of the Y-register and accumulator are logically compared.

Results are transferred to the status. Unless they are equal,

the status is set.

(33) YNEI

Naming: Y-Register Not Equal Immediate Status: Comparison results to status

Format:

Operand: Constant $0 \le i \le 15$

Function: $Y \neq i$ ST \leftarrow 1 (when $Y \neq i$)

 $ST \leftarrow 0$ (when Y = i)

<Comment> The constant of the Y-register is logically compared with 4bit

operand. Results are transferred to the status. Unless the

operand is equal to the constant, the status is set.

(34) KNEZ

Naming: K Not Equal Zero

Status: The status is set only when not equal

Format :

Function: When $K \neq 0$, $ST \leftarrow 1$

<Purpose> A test is made to check if K is not zero.

<Comment> Data on K are compared with zero. Results are transferred to

the status. For input data not equal to zero, the status is set.

(35) RNEZ

Naming: R Not Equal Zero

Status: The status is set only when not equal

Format :

Function: When $R \neq 0$, $ST \leftarrow 1$

<Purpose> A test is made to check if R is not zero.

<Comment> Data on R are compared with zero. Results are transferred to

the status. For input data not equal to zero, the status is set.

(36) LAK

Naming: Load Accumulator from K

 $\begin{array}{lll} \text{Status}: & \text{Set} \\ \text{Format}: & | \\ \text{Function}: & \text{A} \leftarrow \text{K} \end{array}$

<Comment> Data on K are transferred to the accumulator

(37) LAR

Naming: Load Accumulator from R

 $\begin{array}{lll} \text{Status}: & \text{Set} \\ \text{Format}: & | \\ \text{Function}: & \text{A} \leftarrow \text{R} \\ \end{array}$

<Comment> Data on R are transferred to the accumulator

(38) SO

Naming: Set Output Register Latch

Status : Set Format :

<Comment>

Function: $D(Y) \leftarrow 1$ $0 \le Y \le 7$

 $\begin{array}{ll} REMOUT \leftarrow 1 (PMR=5) & Y=8 \\ D0 \sim D9 \leftarrow 1 \ (High-Z) & Y=9 \\ R(Y) \leftarrow 1 & Ah \leq Y \leq Dh \\ R \leftarrow 1 & Y=Eh \\ D0 \sim D9, \ R \leftarrow 1 & Y=Fh \end{array}$

<Purpose> A single D output line is set to logic 1, if data of Y-register is

between 0 to 7.

Carrier frequency come out from REMOUT port, if data of

Y-register is 8.

All D output line is set to logic 1, if data of Y-register is 9. It is no operation, if data of Y-register between 10 to 15. When Y is between Ah and Dh, one of R output lines is set at

logic 1.

When Y is Eh, the output of R is set at logic 1.

When Y is Fh, the output D0~D9 and R are set at logic 1. Data of Y-register is between 0 to 7, selects appropriate D

output.

Data of Y-register is 8, selects REMOUT port. Data of Y-register is 9, selects all D port.

Data in Y-register, when between Ah and Dh, selects an

appropriate R output (R0~R3).

Data in Y-register, when it is Eh, selects all of R0~R3. Data in Y-register, when it is Fh, selects all of D0~D9 and

R0~R3.

(39) RO

Naming: Reset Output Register Latch

Status : Set Format :

Function: $D(Y) \leftarrow 0$ $0 \le Y \le 7$

 $\begin{array}{lll} \mathsf{REMOUT} \leftarrow 0 & & \mathsf{Y} = 8 \\ \mathsf{D0} \sim \mathsf{D9} \leftarrow 0 & & \mathsf{Y} = 9 \\ \mathsf{R}(\mathsf{Y}) \leftarrow 0 & & \mathsf{Ah} \leq \mathsf{Y} \leq \mathsf{Dh} \\ \mathsf{R} \leftarrow 0 & & \mathsf{Y} = \mathsf{Eh} \\ \mathsf{D0} \sim \mathsf{D9}, \, \mathsf{R} \leftarrow 0 & & \mathsf{Y} = \mathsf{Fh} \end{array}$

<Purpose> A single D output line is set to logic 0, if data of Y-register is

between 0 to 9.

REMOUT port is set to logic 0, if data of Y-register is 9. All D output line is set to logic 0, if data of Y-register is 9. When Y is between Ah and Dh, one of R output lines is set at

logic 0.

When Y is Eh, the output of R is set at logic 0

When Y is Fh, the output D0~D9 and R are set at logic 1. Data of Y-register is between 0 to 7, selects appropriate D

output.

Data of Y-register is 8, selects REMOUT port.

Data of Y-register is 9, selects D port.

Data in Y-register, when between Ah and Dh, selects an

appropriate R output (R0~R3).

Data in Y-register, when it is Eh, selects all of R0~R3. Data in Y-register, when it is Fh, selects all of D0~D9 and

R0~R3.

(40) WDTR

Naming: Watch Dog Timer Reset

Status : Set Format :

<Comment>

Function: Reset Watch Dog Timer (WDT)

<Purpose> Normally, you should reset this counter before overflowed

counter for dc watch dog timer. this instruction controls this

reset signal.

(41) STOP

Naming : STOP Status : Set Format :

Function : Operate the stop function

<Purpose> Stopped oscillator, and little current.
(See 1-12 page, STOP function.)

(42) LPY

Naming: Pulse Mode Set

Status : Set Format :

Function: $PMR \leftarrow Y$

<Comment> Selects a pulse signal outputted from REMOUT port.

(43) NOP

Naming: No Operation

Status : Set Format :


Function: No operation

HMS38112	1
HMS39112	2
ARCHITECTURE	3
INSTRUCTION	4
APPLICATION	5

Guideline for S/W


- 1. All rams need to be initialized to zero in reset address for proper design.
- 2. Make the output ports `H` after reset.
- 3. Do not use WDTR instruction in subroutine.
- 4. Before reading the input port the waiting time should be more than 200uS.
- 5. To decrease current consumption, make the output port as high in normal routine except for key scan strobe and STOP mode.
- 6. We recommend you do not use all 64 bytes in a page. You had better write `BR \$` in unused area. This will help you prevent unusual operation of MCU.
- 7. Be careful not to use long call or branch (CALL,BL) with arithmetic manipulation.
 If you want to use branch right after arithmetic manipulation, the long call or branch will be against your intention.

HMS38112 Circuit Diagram





HMS39112 Circuit Diagram




Truth Table for example program

CUSTOM:04H

KEY NO.	DATA(H)	KEY NO.	DATA(H)
K01	00	K29	1C
K02	01	K30	1 D
K03	02	K31	1E
K04	03	K32	1D 1E 1F
K05	04	K33	20
K06	05	K34	21
K07	06	K35	20 21 22 23
K08	07	K36	23
K09	08	K37 K38	24 25 26
K10	09	K38	25
K1 1	0A	K39	26
K12	0B	K40	27
K13 K14	0C 0D 0E	K41	27 28 29 2A
K1 4	0D	K42	29
K15	0E	K43	2A
K16	0F	K44	2B
K1 7	10	K45	2B 2C 2D 2E 2F 30
K18	11 12 13	K46	2D
K19	12	K47	2E
K20	13	K48	2F
K21	14	K49	30
K22	15	K50	31
K23	16	K51	32
K24	17	K52	33 34
K25	18	K53	34
K26	19	K54	35
K27	1A	K55	36
K28	1B	K56	37

Output waveform of uPD6121G

A single pulse, modulated with 37.917 KHz signal at 3.64 MHz




Carrier frequency


$$f_{CAR} = 1/Tc = f_{OSC}/96$$

Duty ratio =
$$T1/Tc = 1/3$$


- Configuration of Flame



- Repeat code




- Bit Description



- Flame Interval : Tf

The transmitted waveform as long as a key is depressed



Example program - uPD6121G

```
INCLUDE GMS30K.LIB
          99.9.8
           This program is example program for GMS39112 BY Hee Jin RYU
 The format is NEC format
*-----
          RAM DEFINE
           X = 0
COUNT
           EQU
                      0.0
NONE
           EQU
                    0.0
                                     BIT DEFINE
F\ I\ R\ S\ T
           \to \mathbb{Q} \ \mathbb{U}
                    0.1
REPEAT
           \to \mathbb{Q} \ \mathbb{U}
                    0.2
                    0 1
0 2
I N D A T
           EQU
TOTLKY
           EQU
POINT
           EQU
                      0.3
STROBE
           EQU
                      0.4
C C 6 L
           EQU
СС6Н
           EQU
                       0.7
CC7L
CC7H
NEWDTL
           E Q U
                       0.8
           EQU
                       0.9
           EQU
                       10
NEWDTH
           EQU
                       1 1
KEYDTL
           EQU
                       1 2
KEYDTH
           EQU
0 L D L
           EQU
                       1 4
OLDH
           EQU
                       15
           ΡG
                     0.0
                    0
R\ S\ T
          LXI
           LYI
                      15
                                     RAM CLEAR
CLA
           LMIIY
                      0
1 5
           YNEI
           ΒR
                      CLA
           LYI
                      15
           S 0
           LYI
                      6
                                      : MAKE STROBE PORT LOW BEFORE STOP MODE
TORO
           R 0
           ΒR
                      TORO
                                      ; FOR STABLIZATION PORT
           CALL
                      T I M 1 O
           STOP
MAIN
           L X I
                      15 ; ALL PORT HIGH FOR DECREASING CURRENT CONSUMPTION
           LYI
SO
           L Y I
L M I I Y
                      COUNT
                       0
           LYI
                       1
           LPY
LYI
                      C O U N T
F I R S T
           REM
LYI
                      NONE
SCAN
                      INDAT
                      1 5
CLR
           LMIIY
YNEI
                      KEYDTL
           BR
CALL
                      CLR
                      SCAN1
           W\ D\ T\ R
                                     : DON'T USE WDTR IN SUBROUTINE
                      TOTLKY
           LYI
           MNEZ
                      K E Y 1 1
C O U N T
           BR
LYI
                      NONE
           ΒR
                      RST
           BR
LYM
                      S C A N
K E Y 1 1
           YNEI
                      MAIN
KEY12
           ВL
```

```
DTCOM
               CAL
                              COMPARE 1
               ALEI
                              0
D T C O M 1
               B R
               ВL
                              T I M 1 1
{\tt D} \ {\tt T} \ {\tt C} \ {\tt O} \ {\tt M} \ 1
                              COMPARE 1
               C A L
A L E I
               B R
B R
                              DATAC
                              RRTN
DATAC
               LYI
COMPARE 1
               L A M
I Y
I Y
               E O R M
R T N
RRTN
               N O P
              B R
                               $
                                                 ; END ADDRESS
                              0 1
               ΒR
                                                  : START ADDRESS
              LYI
LYM
RO
CALL
SCAN1
                              POINT
                              T I M 3 0
                                            DELAY FOR KEY SCAN
               CALL
LAK
ALEI
CAL
LAR
ALEI
CAL
LYI
SO
LYI
                              1 4
                              KSAVE
                              1 4
R S A V E
1 5
                              POINT
               T M
               LMA
               ALEI
                              SCAN1
               ΒR
               RTN
               N O P
KSAVE
               B R
L Y I
                              SAVE
RSAVE
                              NEWDTL
               SEM
SAVE
                              I N D A T
               LYI
               LMAIY
               I M
L M A I Y
               LAM
               LYI
                              STROBE
               LMA
               R\ T\ N
                              C O U N T
F I R S T
COUN
               LYI
               T M
               ΒR
                              K E Y 2 5
               SEM
                              F\ I\ R\ S\ T
K E Y 2 6
               LYI
                              NEWDTL
               CALL
                              DTMOVE
               LYI
                              DLY65M
               CALL
               ΒL
                              SCAN
               LYI
                              NEWDTL
KEY25
               CALL
                              DTCOM
               YNEI
                              KEY26
```

```
LYI
CALL
YNEI
                                    KEYDTL
                                    DTCOM
                                    K E Y 3 1
                  ΒR
                  LYI
                                    KEYDTL
K E Y 3 2
                  CALL
                                    DTMOVE
                  ΒL
                                    C\ U\ S\ R\ E\ A\ D
                                    C O U N T
R E P E A T
K E Y 3 2
K E Y 3 1
                  LYI
                  REM
                  ΒR
                  N O P
                                     $
                  ΒR
                                    0.2
                                    $
                  ΒR
K E Y 1 2
                  LYI
                                    STROBE
                                    L 0 0 P A
                  B R
                  N O P
                  ΒR
                                    L 0 0 P B
                  LYI
L 0 0 P A
                                    N \; E \; W \; D \; T \; L
                  S \mathrel{E} M
                                    STROBE
LOOPB
                  L Y I
L A M
                  LYI
                                    NEWDTH
                  ALEI
                                    N T 0
                  BR
ALEI
                                    N T 1
                  ALEI
                  B R
L M I I Y
                                    N T 2
                                     CNVE
                  ΒR
N T 0
                  LMIIY
                                    0
                                    TIMO4
CNVE
1
                 CALL
BR
LMIIY
N T 1
                  N O P
N O P
                                    CNVE
                  B R
L M I I Y
N T 2
                  NOP
CNVE
                  LYI
                                    INDAT
                  L A M
L Y I
A L E I
                                    0
                  B R
A L E I
                                    DWKEY
                                    C O N 4
                  ΒR
                                                       ; 3
                  ALEI
                  B R
A L E I
B R
                                    DWKEY
                                    11
CON3
                                                       ; 2
                  ALEI
                  B R
A L E I
                                    D \ W \ K \ E \ Y
                                    1 3
C O N 2
                                                       ; 1
                  ALEI
                                    CONV
MAIN
                  B R
B L
                                                       ; 0
DWKEY
C O N 4
                  C A L L
I Y
C A L L
                                    T I M O 3
C O N 3
                                    T I M 0 3
```


```
I Y
N O P
L A Y
L Y I
C O N 2
CONV
                                               NEWDTL
                       A M
L M A
                       ΒL
                                               C \ O \ U \ N
                        N O P
                       B R
                                              $
                       ΡG
                                               0.3
                       ΒR
                      L Y I
L M I I Y
L M I I Y
                                               C C 6 L
C\ U\ S\ R\ E\ A\ D
                      LMIIY
LMIIY
LMIIY
LYI
CALL
                                               1 1
                                              15
NEWDTL
BAR
\texttt{C} \; \texttt{U} \; \texttt{S} \; \texttt{C} \; \texttt{O} \; \texttt{M}
                                                                         : Y = N E W D T L
                      LYI
SO
LYI
CALL
CALL
LYI
                                               8
                                                                         \; \colon H \to A D
                                              DLY65M
TIM27
                                               8
                       R O
L Y I
                                                                         ;\; H\; E\; A\; D = R\; O
                       CALL
                                               DLY65M
                                              TIM29
COUNT
REPEAT
HD1
                      CALL
LYI
TM
BR
FULCOD
                                               DLY65M
                       C\ A\ L\ L
                       CALL
                                              T I M 3 4
P O I N T
                       LYI
                                              C C 6 L
T X
                       LMIIY
                       ΒL
H D 1
                       C\ A\ L\ L
                                               P\ U\ L\ S\ E\ 0
                      L Y I
C A L
                                              10
DLY65M
                       CAL
CAL
WDTR
                                                D L Y 6 5 M
                                               D L Y 6 5 M
                                              D L Y 6 5 M
D L Y 6 5 M
T I M 5 2
                       CAL
                       C A L
C A L L
                                               D\ D\ L\ Y\ 1
D L Y 6 5 M
                       CALL
                                              T I M 6 3
                       D Y
B R
D L Y 6 5 M 1
                                               D L Y 6 5 M
                       RTN
                      I A
D A
L A Y
L Y A
L A Z
X M A
                                                            : UNUSED INSTRUCTION IS WRITTEN IN BLANK AREA
                       K N E Z
R N E Z
A L E M
                       NOP
                                             $ - - -
                       ΒR
                                        0 4
                      ΡG
```

```
ΒR
PULSE
                   CALL
                                      T I M 0 5
P\ U\ L\ S\ E\ 0
                   LYI
                   S 0
                   CALL
                                      T I M 4 1
                   R 0
                    LYI
                                       POINT
                   L Y M
                                      T I M 3 1
                   ΒL
HGHOUT
                   C \ A \ L \ L
                                      T I M 6 0
                   ВL
                                      T I M 2 5
                   C A L
                                      PULSE0
ΤX
                   T M
C A L
                                      HGHOUT
                   C A L
T M
                                      PULSE
                                      HGHOUT
                   C A L
                   C A L
T M
                                      PULSE
                   C A L
C A L
                                      HGHOUT
                                      PULSE
                   T M
C A L
L Y I
                                      HGHOUT
                                      POINT
                   LMA
                   A\;L\;E\;\;I
                                      13
                   ΒR
                                      ΤX
ENDTX
                   CAL
                                      PULSE 0
                   WDTR
                   L Y I
S E M
                                      C \mathrel{O} U \mathrel{N} T
                                      R \to P \to A \top
                   L Y I
C A L L
                                      DLY65M
                   CALL
                                      T I M 3 3
D\ D\ L\ Y\ 1
                   C A L L
C A L L
C A L L
                                      DLY65M
DLY65M
TIM54
                   ΒL
                                      KEY
bar
bar 1
                   cal
im
                                      bar 1
                   nega
COMPART
                   L M A
D Y
                   RTN
D T M O V E
D T M O V E 1
                   C\ A\ L
                                      D\ T\ M\ O\ V\ E\ 1
                   L A M
B R
                                      COMPART
                   N 0 P
                                      $
                   ΒR
                  ΡG
                                      0.5
                   ΒR
                                      $
T I M 6 5
T I M 6 4
T I M 6 3
                   N O P
                   N 0 P
                   N O P
N O P
N O P
T\ I\ M\ 6\ 2
T I M 6 1
T I M 6 0
T I M 5 9
                   N 0 P
T I M 5 8
```

T I M 5 7	NOP
T I M 5 6	NOP
T I M 5 5	NOP
T I M 5 4	NOP
T I M 5 3	NOP
T I M 5 2	NOP
T I M 5 1	NOP
T I M 5 0	N O P
T I M 4 9	N O P
T I M 4 8 T I M 4 7	N O P N O P
T I M 4 7 T I M 4 6	N O P
T I M 4 5	N O P
T I M 4 4	N O P
T I M 4 3	N O P
T I M 4 2	N O P
T I M 4 1	NOP
T I M 4 0	ΝΟΡ
T I M 3 9	NOP
T I M 3 8	NOP
T I M 3 7	N O P
T I M 3 6	NOP
T I M 3 5	NOP
T I M 3 4	N O P
T I M 3 3	N O P N O P
T I M 3 2 T I M 3 1	N O P N O P
T I M 3 1 T I M 3 0	N O P
T I M 2 9	N O P
T I M 2 8	N O P
T I M 2 7	NOP
T I M 2 6	NOP
T I M 2 5	NOP
T I M 2 4	ΝΟΡ
T I M 2 3	NOP
T I M 2 2	N O P
T I M 2 1	NOP
T I M 2 O	NOP
T I M 1 9	NOP
T I M 1 8	NOP
T I M 1 7	NOP
T I M 1 6	NOP
T I M 1 5	NOP
T I M 1 4	NOP
T I M 1 3	NOP
T I M 1 2	NOP
T I M 1 1	NOP
T I M 1 O	NOP
T I M O 9	NOP
T I M O 8	NOP
T I M O 7	NOP
T I M O 6	NOP
T I M O 5	NOP
T I M O 4	NOP
T I M O 3	RTN

HMS38112 TEST B/D Example

- 1. Attach resonator to X1
- 2. Connect base and collector at Q1
- 3. Connect PGND and TRGND with jumper at E



^{*} DS1 is connected to A. If D6 switch is on among DS1, A becomes D6 port.

^{*} DS2 is connected to B. If D7 switch is on among DS2, B becomes D7 port.

^{*} If D6 switch among SW49~SW56 is on at D, the key 49~56 can be used as D6 port.


^{*} If D7 switch among SW57~SW64 is on at D, the key 57~64 can be used as D7 port.

^{*} note: the position of SW49~56 and SW57~64 in B/D is changed. The reference position is right.

^{*} If you want to increase the remote controller valid distance, you try to disconnect R2 resistor and lessen R1 resistor.

HMS39112 TEST B/D Example

- 1. Attach resonator to X1
- 2. Attach 2222A transistor to Q1
- 3. Connect PGND and D6 with jumper at E
- 4. Attach about 150Ω to R3.



^{*} DS1 is connected to A. If D6 switch is on among DS1, A becomes D6 port.

^{*} DS2 is connected to B. If D7 switch is on among DS2, B becomes D7 port.

^{*} If D6 switch among SW49~SW56 is on at D, the key 49~56 can be used as D6 port.

^{*} If D7 switch among SW57~SW64 is on at D, the key 57~64 can be used as D7 port.

^{*} note: the position of SW49~56 and SW57~64 in B/D is changed. The reference position is right.

^{*} If you want to increase the remote controller valid distance, you try to disconnect R2 resistor and lessen R1 resistor.

MASK ORDER & VERIFICATION SHEET HMS3 112 -R 1 1			
Customer Information			
Company Name	Tel: Fax:		
Name & Signature	Order Date		
2. Device Information Package 20 DIP 20 SOP 20 SSOP Mask Data File Name Release of Port K0 K1 K2 K3 R0 R1 R2 R3 Release of Pull-up Release of Pull-up			
Status of D port while Stop mode A/D D5 D6 1. Don't use WDTR instruction in subroutine. 2. Use Br \$ at start (except 0 page), end and unused address in every page. 3. a: State of "L" forcibly, b: Remain the state just before stop instruction. You must select "a" option when you use Dport as key application. 4. D6 port is available for HMS38112 but not available for HMS39112			
4. Marking Specification			
Standard Marking	User Marking		
MagnaChip R	R YWW		
5. Delivery Schedule			
Date Quantity	Confirmation		
Mask Sample	pcs		
Risk Order	pcs		
6. ROM CODE Verification MagnaChip Semiconductor Ltd. write in below Verification Date: Please confirm our verification data.	Customer write in below Approval Date: I agree with your verification data and confirm you to make mask set.		
Check Sum : @27c256 TEL :82-270-4037 FAX :82-270-4075	TEL: FAX:		
Name & MagnaChip Semiconductor Ltd. Signature MCU APPLICATION TEAM	Company Name : Section Name : Signature :		