
# **Triple Line Receiver**

The MC10H116 is a functional/pinout duplication of the MC10116, with 100% improvement in propagation delay and no increase in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 85 mW Typ/Pkg (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible



V<sub>CC1</sub> = Pin 1 V<sub>CC2</sub> = Pin 16 V<sub>EE</sub> = Pin 8

When input pin with bubble goes positive it's respective output pin with bubble goes positive.  $^*V_{BB}$  to be used to supply bias to the MC10H115 only and bypassed (when used) with 0.01  $\mu F$  to 0.1  $\mu F$  capacitor to ground (0 V).  $V_{BB}$  can source < 1.0 mA. The MC10H115 is designed to be used in sensing differential signals over long lines. The bias supply ( $V_{BB}$ ) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary. Active current sources provide these receivers with excellent common—mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to  $V_{BB}$  to prevent unbalancing the current—source bias network. The MC10H115 does not have internal—input pull—down resistors. This provides high impedance to the amplifier input


Applications:

• Low Level Receiver

and facilitates differential connections.

- Schmitt Trigger
- Voltage Level Interface

Figure 1. Logic Diagram



Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).

Figure 2. Dip Pin Assignment




## ON Semiconductor™

#### http://onsemi.com

#### **MARKING DIAGRAMS** CDIP-16 MC10H116L **L SUFFIX AWLYYWW** CASE 620A PDIP-16 MC10H116P **P SUFFIX AWLYYWW CASE 648** PLCC-20 10H116 **FN SUFFIX CASE 775**



SO-16 D SUFFIX CASE 751B



A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MC10H116L	CDIP-16	25 Units/Rail
MC10H116P	PDIP-16	25 Units/Rail
MC10H116FN	PLCC-20	48 Units/Rail
MC10H116D	SO-16	55 Units/Rail

#### **MAXIMUM RATINGS**

Symbol	Characteristic	Rating	Unit
$V_{EE}$	Power Supply (V <sub>CC</sub> = 0)	-8.0 to 0	Vdc
$V_{I}$	Input Voltage (V <sub>CC</sub> = 0)	0 to V <sub>EE</sub>	Vdc
l <sub>out</sub>	Output Current – Continuous – Surge	50 100	mA
T <sub>A</sub>	Operating Temperature Range	0 to +75	°C
T <sub>stg</sub>	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	ဂိ ဂိ

# **ELECTRICAL CHARACTERISTICS** ( $V_{EE} = -5.2 \text{ V} \pm 5\%$ ) (Note 2)

		0	0	2	5°	7	75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
Ι <sub>Ε</sub>	Power Supply Current	-	23	_	21	-	23	mA
I <sub>inH</sub>	Input Current High	-	150	_	95		95	μΑ
I <sub>CBO</sub>	Input Leakage Current	-	1.5	_	1.0	-	1.0	μΑ
$V_{BB}$	Reference Voltage	-1.38	-1.27	-1.35	-1.25	-1.31	-1.19	Vdc
V <sub>OH</sub>	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
$V_{OL}$	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
$V_{IH}$	High Input Voltage (Note 1)	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
$V_{IL}$	Low Input Voltage (Note 1)	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc
$V_{CMR}$	Common Mode Range (Note 4)	_	_	-2.85 t	to -0.8	_	-	Vdc
$V_{PP}$	Input Sensitivity (Note 3)	-	_	150	typ	_	_	$mV_{PP}$

#### **AC PARAMETERS**

t <sub>pd</sub>	Propagation Delay	0.4	1.3	0.4	1.3	0.45	1.45	ns
t <sub>r</sub>	Rise Time	0.5	1.5	0.5	1.6	0.5	1.7	ns
t <sub>f</sub>	Fall Time	0.5	1.5	0.5	1.6	0.5	1.7	ns


When V<sub>BB</sub> is used as the reference voltage.
 Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


Differential input not to exceed 1.0 Vdc.
 150 mV<sub>p-p</sub> differential input required to obtain full logic swing on output.


#### PACKAGE DIMENSIONS


#### PLCC-20 **FN SUFFIX**

PLASTIC PLCC PACKAGE CASE 775-02 ISSUE D









#### NOTES:

- 1. DATUMS -L-, -M-, AND -N- DETERMINED
  WHERE TOP OF LEAD SHOULDER EXITS PLASTIC
  BODY AT MOLD PARTING LINE.
- BODY AT MOLD PARTING LINE.

  2. DIMENSION G1, TRUE POSITION TO BE
  MEASURED AT DATUM -T-, SEATING PLANE.


  3. DIMENSIONS R AND U DO NOT INCLUDE MOLD
  FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250)
  PER SIDE.

  4. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. 5. CONTROLLING DIMENSION: INCH.
- CONT HOLLING DIMENSION: INCH.
  THE PACKAGE TOP MAY BE SMALLER THAN THE
  PACKAGE BOTTOM BY UP TO 0.012 (0.300).
  DIMENSIONS R AND U ARE DETERMINED AT THE
  OUTERMOST EXTREMES OF THE PLASTIC BODY
  EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS,
  GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
  7. DIMENSION H DOES NOT INCLUDE DAMBAR
- PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.385	0.395	9.78	10.03
В	0.385	0.395	9.78	10.03
С	0.165	0.180	4.20	4.57
Е	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.050	BSC	1.27	BSC
Н	0.026	0.032	0.66	0.81
J	0.020		0.51	
K	0.025		0.64	
R	0.350	0.356	8.89	9.04
U	0.350	0.356	8.89	9.04
٧	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
Х	0.042	0.056	1.07	1.42
Υ		0.020		0.50
Z	2 °	10°	2 °	10°
G1	0.310	0.330	7.88	8.38
K1	0.040		1.02	

### **PACKAGE DIMENSIONS**

#### CDIP-16 **L SUFFIX** CERAMIC DIP PACKAGE CASE 620A-01 ISSUE O




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.
  5. THIS DRAWING REPLACES OBSOLETE CASE OUTLINE 620-10.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.750	0.785	19.05	19.93
В	0.240	0.295	6.10	7.49
C		0.200		5.08
D	0.015	0.020	0.39	0.50
Е	0.050	BSC	1.27 BSC	
F	0.055	0.065	1.40	1.65
G	0.100	BSC	2.54 BSC	
Н	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300	0.300 BSC		BSC
М	0 °	15°	0 °	15°
N	0.020	0.040	0.51	1.01

### **PACKAGE DIMENSIONS**

PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 ISSUE R




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10 °	0°	10 °	
S	0.020	0.040	0.51	1.01	

### **PACKAGE DIMENSIONS**

#### SO-16 **D SUFFIX** PLASTIC DIP PACKAGE CASE 751B-05 **ISSUE J**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

# **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.