

## ADG508F/ADG509F/ADG528F/ADG529F

### FEATURES

- Wide Supply Ranges (10.8 V to 16.5 V)
- Low On Resistance (300  $\Omega$  max)
- Fast Switching Times
  - $t_{ON}$  300 ns max
  - $t_{OFF}$  300 ns max
- Low Power Dissipation (3.3 mW max)
- Fault and Overvoltage Protection
- All Switches OFF with Power Supply OFF
- ON Channel Turns OFF if Overvoltage Occurs
- Latch-Up Proof Construction
- Break-Before-Make Construction
- TTL and CMOS Compatible Inputs
- Superior Alternative to
  - MAX358/MAX359
  - DG458/DG459

### APPLICATIONS

- Data Acquisition Systems
- Industrial and Process Control Systems
- Avionics Test Equipment
- Signal Routing Between Systems
- High Reliability Control Systems

### GENERAL DESCRIPTION

The ADG508F, ADG509F, ADG528F and ADG529F are CMOS analog multiplexers comprising eight single channels and four differential channels respectively which have fault protection. Using a series n-channel, p-channel, n-channel MOSFET structure, both device and signal source protection is provided in the event of an overvoltage or power loss. The multiplexer can withstand continuous overvoltage inputs up to  $\pm 35$  V. During fault conditions, the multiplexer input (or output) appears as an open circuit and only a few nanoamperes of leakage current will flow. This protects not only the multiplexer and the circuitry driven by the multiplexer, but also protects the sensors or signal sources that drive the multiplexer.


The ADG508F/ADG509F/ADG528F/ADG529F are designed on an enhanced LC<sup>2</sup>MOS, trench-isolated process that provides low power dissipation yet gives high switching speed and low on resistance. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels.

The ADG508F and ADG528F switch one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1 and A2. The ADG509F and ADG529F switch one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. The ADG528F and ADG529F have on-chip address and control latches that facilitate microprocessor interfacing. An EN input on each device is used to enable or disable the device. When disabled, all channels are switched OFF.

This is a preliminary data sheet. To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

### FUNCTIONAL BLOCK DIAGRAMS



### PRODUCT HIGHLIGHTS

1. Fault Protection  
The ADG508F/ADG509F/ADG528F/ADG529F can withstand continuous voltage inputs up to  $\pm 35$  V. When a fault occurs, due to the power supplies being turned off or due to an overvoltage being applied to the ADG508F/ADG509F/ADG528F/ADG529F, all the channels are turned off and only a leakage current of a few nanoamperes flows.
2. Dual Supply Specifications with a Wide Tolerance  
The devices are specified in the 10.8 V to 16.5 V range.
3. Low  $R_{ON}$
4. Fast Switching Times
5. Break-Before-Make Switching  
Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
6. Trench Isolation Guards Against Latch Up  
A dielectric trench separates the p and n-channel MOSFETs thereby preventing latch-up.

# SPECIFICATIONS<sup>1</sup>

# ADG508F/ADG509F/ADG528F/ADG529F

Dual Supply ( $V_{DD} = +10.8 \text{ V}$  to  $+16.5 \text{ V}$ ,  $V_{SS} = -10.8 \text{ V}$  to  $-16.5 \text{ V}$ ,  $GND = 0 \text{ V}$ , unless otherwise noted)

Parameter	B Version		T Version		Units	Test Conditions/Comments
	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C		
<b>ANALOG SWITCH</b>						
Analog Signal Range		$V_{SS} + 3$ $V_{DD} - 0.7$		$V_{SS} + 3$ $V_{DD} - 0.7$	V min V max	
$R_{ON}$	300	400	300	400	$\Omega$ max	$-10 \text{ V} \leq V_S \leq +10 \text{ V}$ , $I_S = 1 \text{ mA}$ ; $V_{DD} = +15 \text{ V} \pm 5\%$ , $V_{SS} = -15 \text{ V} \pm 5\%$ $-5 \text{ V} \leq V_S \leq +5 \text{ V}$ , $I_S = 1 \text{ mA}$ ; $V_{DD} = +15 \text{ V} \pm 10\%$ , $V_{SS} = -15 \text{ V} \pm 10\%$
$R_{ON}$ Drift	0.6		0.6		%/°C typ	$V_S = 0 \text{ V}$ , $I_{DS} = 1 \text{ mA}$
$R_{ON}$ Match	5		5		% typ	$-10 \text{ V} \leq V_S \leq +10 \text{ V}$ , $I_S = 1 \text{ mA}$ ; $V_{DD} = +15 \text{ V} \pm 10\%$ , $V_{SS} = -15 \text{ V} \pm 10\%$
<b>LEAKAGE CURRENTS</b>						
Source OFF Leakage $I_S$ (OFF)	$\pm 0.02$		$\pm 0.02$		nA typ	$V_D = \pm 10 \text{ V}$ , $V_S = \mp 10 \text{ V}$ ; Test Circuit 2
Drain OFF Leakage $I_D$ (OFF)	$\pm 0.5$	$\pm 50$	$\pm 0.5$	$\pm 50$	nA max	
ADG508F/ADG528F	$\pm 0.04$		$\pm 0.04$		nA typ	$V_D = \pm 10 \text{ V}$ , $V_S = \mp 10 \text{ V}$ ; Test Circuit 3
ADG509F/ADG529F	$\pm 1$	$\pm 100$	$\pm 1$	$\pm 100$	nA max	
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 1$	$\pm 50$	$\pm 1$	$\pm 50$	nA max	
ADG508F/ADG528F	$\pm 0.04$		$\pm 0.04$		nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; Test Circuit 4
ADG509F/ADG529F	$\pm 1$	$\pm 100$	$\pm 1$	$\pm 100$	nA max	
<b>FAULT</b>						
Output Leakage Current (With Overvoltage)	$\pm 0.02$	$\pm 2$	$\pm 0.02$	$\pm 2$	nA typ	$V_S = \pm 33 \text{ V}$ , $V_D = 0 \text{ V}$
Input Leakage Current (With Overvoltage)	$\pm 0.005$		$\pm 0.005$		$\mu\text{A}$ max	$V_S = \pm 25 \text{ V}$ , $V_D = \pm 25 \text{ V}$
Input Leakage Current (With Power Supplies Off)	$\pm 5$		$\pm 10$		$\mu\text{A}$ max	
	$\pm 0.001$		$\pm 0.001$		$\mu\text{A}$ typ	$V_S = \pm 25 \text{ V}$ , $V_D = V_{EN} = 0 \text{ V}$ , $V_{IN} = 0 \text{ V}$ or $5 \text{ V}$
	$\pm 2$		$\pm 5$		$\mu\text{A}$ max	
<b>DIGITAL INPUTS</b>						
Input High Voltage, $V_{INH}$		2.4		2.4	V min	
Input Low Voltage, $V_{INL}$		0.8		0.8	V max	
Input Current						
$I_{INL}$ or $I_{INH}$		$\pm 1$		$\pm 1$	$\mu\text{A}$ max	$V_{IN} = 0$ or $V_{DD}$
$C_{IN}$ , Digital Input Capacitance	5		5		pF typ	$f = 1 \text{ MHz}$
<b>DYNAMIC CHARACTERISTICS<sup>2</sup></b>						
$t_{TRANSITION}$	200		200		ns typ	$R_L = 1 \text{ M}\Omega$ , $C_L = 35 \text{ pF}$ ; $V_{S1} = \pm 10 \text{ V}$ , $V_{S8} = \mp 10 \text{ V}$ ; Test Circuit 5
	300	400	300	400	ns max	
$t_{OPEN}$	50		50		ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$ ; $V_S = +5 \text{ V}$ ; Test Circuit 6
	25	10	25	10	ns max	
$t_{ON}$ (EN)	200		200		ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$ ; $V_S = +5 \text{ V}$ ; Test Circuit 7
	300	400	300	400	ns max	
$t_{OFF}$ (EN)	200		200		ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$ ; $V_S = +5 \text{ V}$ ; Test Circuit 7
	300	400	300	400	ns max	
$t_{SETTL}$ , Settling Time						
0.1%		0.6		0.6	$\mu\text{s}$ typ	
0.01%		1.7		1.7	$\mu\text{s}$ typ	
$t_{W}$ , Write Pulse Width	100	120	100	130	ns min	
$t_{S}$ , Address, Enable Setup Time		100		100	ns min	
$t_{H}$ , Address, Enable Hold Time		10		10	ns min	
$t_{RS}$ , Reset Pulse Width		100		100	ns min	
Charge Injection	15		15		pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; Test Circuit 8
OFF Isolation	68		68		dB typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , $f = 100 \text{ kHz}$ ; $V_S = 7 \text{ V rms}$ ; Test Circuit 9
	50		50		dB min	
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , $f = 100 \text{ kHz}$ ; Test Circuit 11
$C_S$ (OFF)	5		5		pF typ	$f = 1 \text{ MHz}$
$C_D$ (OFF)					pF typ	$f = 1 \text{ MHz}$
ADG508F/ADG528F	15		15		pF typ	
ADG509F/ADG529F	10		10		pF typ	
<b>POWER REQUIREMENTS</b>						
$I_{DD}$	0.05		0.05		mA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
	0.1	0.2	0.1	0.2	mA max	
$I_{SS}$	0.01		0.01		mA typ	
	0.1	0.2	0.1	0.2	mA max	

## NOTES

<sup>1</sup>Temperature ranges are as follows: B Versions:  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ; T Versions:  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

# ADG508F/ADG509F/ADG528F/ADG529F

## ABSOLUTE MAXIMUM RATINGS\*

(T<sub>A</sub> = +25°C unless otherwise noted)

V <sub>DD</sub> to V <sub>SS</sub> .....	+44 V
V <sub>DD</sub> to GND .....	-0.3 V to +25 V
V <sub>SS</sub> to GND .....	+0.3 V to -25 V
V <sub>EN</sub> , V <sub>A</sub> Digital Input .....	V <sub>SS</sub> - 4 V to V <sub>DD</sub> + 4 V
V <sub>S</sub> , Analog Input Overvoltage with Power ON. ....	V <sub>SS</sub> - 20 V to V <sub>DD</sub> + 20 V
V <sub>S</sub> , Analog Input Overvoltage with Power OFF .....	-35 V to +35 V
Continuous Current, S or D .....	20 mA
Peak Current, S or D .....	40 mA
(Pulsed at 1 ms, 10% Duty Cycle max)	
Operating Temperature Range	
Industrial (B Version) .....	-40°C to +85°C
Extended (T Version) .....	-55°C to +125°C
Storage Temperature Range .....	-65°C to +150°C
Junction Temperature .....	+150°C
CerDip Package, Power Dissipation .....	900 mW
θ <sub>JA</sub> , Thermal Impedance .....	76°C/W
Lead Temperature, Soldering (10 sec) .....	+300°C
Plastic Package, Power Dissipation .....	470 mW
θ <sub>JA</sub> , Thermal Impedance .....	117°C/W
Lead Temperature, Soldering (10 sec) .....	+260°C
SOIC Package, Power Dissipation .....	600 mW
θ <sub>JA</sub> , Thermal Impedance .....	77°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec) .....	+215°C
Infrared (15 sec) .....	+220°C
PLCC Package, Power Dissipation .....	800 mW
θ <sub>JA</sub> , Thermal Impedance .....	90°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec) .....	+215°C
Infrared (15 sec) .....	+220°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.





## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although these devices feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

## PIN CONFIGURATIONS

DIP



PLCC



NC = NO CONNECT



# ADG508F/ADG509F/ADG528F/ADG529F

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Option <sup>2</sup>
ADG508FBN	-40°C to +85°C	N-16
ADG508FBR	-40°C to +85°C	R-16A
ADG508FBP	-40°C to +85°C	P-20A
ADG508FTQ	-55°C to +125°C	Q-16
ADG509FBN	-40°C to +85°C	N-16
ADG509FBR	-40°C to +85°C	R-16A
ADG509FBP	-40°C to +85°C	P-20A
ADG509FTQ	-55°C to +125°C	Q-16
ADG528FBN	-40°C to +85°C	N-18
ADG528FBP	-40°C to +85°C	P-20A
ADG528FTQ	-55°C to +125°C	Q-18
ADG529FBN	-40°C to +85°C	N-18
ADG529FBP	-40°C to +85°C	P-20A
ADG529FTQ	-55°C to +125°C	Q-18

### NOTES

<sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers.

<sup>2</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip;  
R = 0.15" Small Outline IC (SOIC). For outline information see Package Information section.

Table I. ADG508F Truth Table

A2	A1	A0	EN	ON SWITCH
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care

Table II. ADG509F Truth Table

A1	A0	EN	ON SWITCH PAIR
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care

Table III. ADG528F Truth Table

A2	A1	A0	EN	WR	RS	ON SWITCH
X	X	X	X	f	1	Retains Previous Switch Condition
X	X	X	X	X	0	NONE (Address and Enable Latches Cleared)
X	X	X	0	0	1	NONE
0	0	0	1	0	1	1
0	0	1	1	0	1	2
0	1	0	1	0	1	3
0	1	1	1	0	1	4
1	0	0	1	0	1	5
1	0	1	1	0	1	6
1	1	0	1	0	1	7
1	1	1	1	0	1	8

X = Don't Care

Table IV. ADG529F Truth Table

A1	A0	EN	WR	RS	ON SWITCH PAIR
X	X	X	f	1	Retains Previous Switch Condition
X	X	X	X	0	NONE (Address and Enable Latches Cleared)
X	X	0	0	1	NONE
0	0	1	0	1	1
0	1	1	0	1	2
1	0	1	0	1	3
1	1	1	0	1	4

X = Don't Care

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.