





EH36 00 ET T TS -7.3728M

Series — RoHS Compliant (Pb-free) 3.3V 4 Pad 3.2mm x 5mm Ceramic SMD LVCMOS High Frequency Oscillator

Frequency Tolerance/Stability — ±100ppm Maximum

Operating Temperature Range --40°C to +85°C

Nominal Frequency 7.3728MHz

Pin 1 Connection
Tri-State (High Impedance)


- Duty Cycle 50 ±5(%)


Operating Shock, an 45ppm/ye ±5ppm/ye 25perating Temperature Range 3.3Vdc ±0	Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Temperature Range, Supply Voltage Change, Output Load Change, 1st Year Aging at 25°C, d Vibration) ar Maximum 85°C
Operating Shock, an 45ppm/ye ±5ppm/ye 25perating Temperature Range 3.3Vdc ±0	Temperature Range, Supply Voltage Change, Output Load Change, 1st Year Aging at 25°C, d Vibration) ar Maximum 85°C 3Vdc
Operating Temperature Range 3.3Vdc ±0 3.3Vdc ±0 35mA Max Output Voltage Logic High (Voh) 2.7Vdc Mi Output Voltage Logic Low (Vol) 0.5Vdc Max Output Voltage Logic Low (Vol) 0.5Vdc Max Output Voltage Logic Low (Vol) 0.5Vdc Max Output Cycle 50 ±5(%) Output Capability 0.0000000000000000000000000000000000	85°C 3Vdc
Supply Voltage 3.3Vdc ±0 35mA Max 20utput Voltage Logic High (Voh) 2.7Vdc Mi	3Vdc
put Current 35mA Max Output Voltage Logic High (Voh) 2.7Vdc Mi Output Voltage Logic Low (Vol) 0.5Vdc Max Rise/Fall Time 6nSec Ma Outp Cycle 50 ±5(%) Coad Drive Capability Output Logic Type CMOS Output Logic Type Cin 1 Connection Tri-State (Vih and Vil) 70% of Vo	
Output Voltage Logic High (Voh) 2.7Vdc Mi Output Voltage Logic Low (Vol) 0.5Vdc Mi Output Voltage Logic Low (Vol) 0.5Vdc Mi Onsec Ma Outy Cycle 50 ±5(%) Output Capability Output Logic Type CMOS Output Logic Type Tri-State (Tri-State Input Voltage (Vih and Vil) 70% of Vo	imum (No Load)
Output Voltage Logic Low (Vol) 0.5Vdc Markinse/Fall Time 6nSec Markinse/Fall Time 50 ±5(%) 0.000 Drive Capability 30pF Max Output Logic Type CMOS On 1 Connection Tri-State (Vih and Vil) 70% of Voltage (Vih and Vil)	
Rise/Fall Time 6nSec Ma Outy Cycle 50 ±5(%) Coad Drive Capability 30pF Max Output Logic Type CMOS Oin 1 Connection Tri-State (Tri-State Input Voltage (Vih and Vil) 70% of Vo	nimum (IOH = -8mA)
Outy Cycle 50 ±5(%) Load Drive Capability 30pF Max Output Logic Type CMOS Pin 1 Connection Tri-State (Tri-State Input Voltage (Vih and Vil) 70% of Vo.	ximum (IOL = +8mA)
Output Logic Type Cin 1 Connection Tri-State (Input Voltage (Vih and Vil) Tri-State (Vih and Vil)	ximum (Measured at 20% to 80% of waveform)
Output Logic Type CMOS Pin 1 Connection Tri-State (Tri-State Input Voltage (Vih and Vil) 70% of Vo.	Measured at 50% of waveform)
Pin 1 Connection Tri-State ('ri-State Input Voltage (Vih and Vil) 70% of Vo	mum
ri-State Input Voltage (Vih and Vil) 70% of Vo	
	High Impedance)
	d Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable
Absolute Clock Jitter ±250pSec	Maximum, ±100pSec Typical
One Sigma Clock Period Jitter ±50pSec	
Start Up Time 10mSec N	Maximum, ±40pSec Typical
Storage Temperature Range -55°C to +	

ENVIRONMENTAL & MECHANICAL SPECIFICATIONS		
Fine Leak Test	MIL-STD-883, Method 1014, Condition A	
Gross Leak Test	MIL-STD-883, Method 1014, Condition C	
Mechanical Shock	MIL-STD-202, Method 213, Condition C	
Resistance to Soldering Heat	MIL-STD-202, Method 210	
Resistance to Solvents	MIL-STD-202, Method 215	
Solderability	MIL-STD-883, Method 2003	
Temperature Cycling	MIL-STD-883, MEthod 1010	
Vibration	MIL-STD-883, Method 2007, Condition A	



MECHANICAL DIMENSIONS (all dimensions in millimeters)






LINE	MARKING
1	E7.3728 E=Ecliptek Designator

Suggested Solder Pad Layout

All Dimensions in Millimeters




All Tolerances are ±0.1



OUTPUT WAVEFORM & TIMING DIAGRAM




Test Circuit for CMOS Output



- Note 1: An external $0.1\mu\text{F}$ low frequency tantalum bypass capacitor in parallel with a $0.01\mu\text{F}$ high frequency ceramic bypass capacitor close to the package ground and V_{DD} pin is required.
- Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth (>300MHz) passive probe is recommended.
- Note 3: Capacitance value \dot{C}_L includes sum of all probe and fixture capacitance.



Recommended Solder Reflow Methods




High Temperature Infrared/Convection

T _s MAX to T _∟ (Ramp-up Rate)	3°C/second Maximum
Preheat	
- Temperature Minimum (Ts MIN)	150°C
- Temperature Typical (T _s TYP)	175°C
- Temperature Maximum (T _s MAX)	200°C
- Time (t _s MIN)	60 - 180 Seconds
Ramp-up Rate (T _L to T _P)	3°C/second Maximum
Time Maintained Above:	
- Temperature (T∟)	217°C
- Time (t∟)	60 - 150 Seconds
Peak Temperature (T _P)	260°C Maximum for 10 Seconds Maximum
Target Peak Temperature (T _P Target)	250°C +0/-5°C
Time within 5°C of actual peak (tp)	20 - 40 seconds
Ramp-down Rate	6°C/second Maximum
Time 25°C to Peak Temperature (t)	8 minutes Maximum
Moisture Sensitivity Level	Level 1



Recommended Solder Reflow Methods



Low Temperature Infrared/Convection 240°C

T _S MAX to T _L (Ramp-up Rate)	5°C/second Maximum
Preheat	
- Temperature Minimum (T _s MIN)	N/A
- Temperature Typical (T _S TYP)	150°C
- Temperature Maximum (T _s MAX)	N/A
- Time (t _s MIN)	60 - 120 Seconds
Ramp-up Rate (T _L to T _P)	5°C/second Maximum
Time Maintained Above:	
- Temperature (T∟)	150°C
- Time (t∟)	200 Seconds Maximum
Peak Temperature (T _P)	240°C Maximum
Target Peak Temperature (T _P Target)	240°C Maximum 1 Time / 230°C Maximum 2 Times
Time within 5°C of actual peak (tp)	10 seconds Maximum 2 Times / 80 seconds Maximum 1 Time
Ramp-down Rate	5°C/second Maximum
Time 25°C to Peak Temperature (t)	N/A
Moisture Sensitivity Level	Level 1

Low Temperature Manual Soldering

185°C Maximum for 10 seconds Maximum, 2 times Maximum.

High Temperature Manual Soldering

260°C Maximum for 5 seconds Maximum, 2 times Maximum.