



Integrated Device Technology, Inc.

256K X 4 CMOS STATIC RAM MODULE

PRELIMINARY
IDT7M4042

FEATURES:

- High density 1 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 256K x 4 with output enable static RAMs
- Fast access time
 - Commercial: 30ns (max.)
 - Military: 35ns (max.)
- Surface mounted leadless chip carriers on an 28-pin 400 mil ceramic DIP substrate
- Single 5V ($\pm 10\%$) power supply
- Inputs/outputs directly TTL compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT7M4042 is a (256K x 4 with output enable) static RAM module constructed on a co-fired ceramic substrate using four (64K x 4) static RAMs and an IDT74FCT139 decoder in leadless chip carriers. Extremely fast speeds can be achieved using 256K static RAMs and logic fabricated in IDT's high performance, high-reliability CEMOS™ technology. The IDT7M4042 is available with access times as fast as 30ns commercial and 35ns military with minimal power consumption.

The IDT7M4042 is packaged in a 28-pin ceramic DIP. This results in a package 1.6 inches long, 400 mils wide and only 280 mils thick.

All inputs and outputs of the IDT7M4042 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation.

All IDT7M4042 military module semiconductor components are compliant to the latest revision of MIL-STD-883, Class B, making them ideally suited for applications demanding the highest levels of performance and reliability.


PIN CONFIGURATION⁽¹⁾



DIP
TOP VIEW

2670 drw 01

FUNCTIONAL BLOCK DIAGRAM



2670 drw 02

NOTE:

1. For module dimensions, please refer to module drawing M2 in the packaging section.

PIN NAMES

I/O1-4	Data Inputs/Outputs
A0-17	Addresses
CS	Chip Select
WE	Write Enable
OE	Output Enable
Vcc	Power
GND	Ground

2670 bl 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 1. VIL = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage	VCC = Max. VIN = GND to VCC	—	40	uA
ILO	Output Leakage	VCC = Max. CS = VIH, VOUT = GND to VCC	—	40	uA
VOL	Output Low Voltage	VCC = Min. IOL = 8mA VCC = Min. IOL = 10mA	—	0.4 0.5	V V
VOH	Output High Voltage	VCC = Min. IOH = -4mA	2.4	—	V

Symbol	Parameter	Test Conditions	Max.	Unit
ICC	Dynamic Operating Current	VCC = Max. CS = VIL f = fMAX; Outputs Open	320	mA
ISB	Standby Supply Current	VCC = Max. CS = VIH f = fMAX; Outputs Open	148	mA
ISB1	Full Standby Supply Current	CS ≥ VCC - 0.2V VIN > VCC - 0.2V or < 0.2V	122	mA

TRUTH TABLE

Mode	CSxx	WE	Output	Power
Standby	H	X	High Z	Standby
Read	L	H	DATAOUT	Active
Write	L	L	High Z	Active

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽¹⁾	Input Capacitance	VIN = 0V	40	pF
CIN ⁽²⁾	Input Capacitance (CS, A16-17)	VIN = 0V	10	pF
COU	Output Capacitance	VOUT = 0V	40	pF

NOTE: 1. This parameter guaranteed by design, but not tested.

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameters	7M4042S30		7M4042S35		7M4042S45		7M4042S55		7M4042S65		7M4042S80		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle														
t _{RC}	Read Cycle Time	30	—	35	—	45	—	55	—	65	—	80	—	ns
t _{AA}	Address Access Time	—	30	—	35	—	45	—	55	—	65	—	80	ns
t _{ACS}	Chip Select Access Time	—	30	—	35	—	45	—	55	—	65	—	80	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	12	—	15	—	27	—	32	—	37	—	47	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Select to Output in High Z	—	18	—	21	—	23	—	28	—	33	—	38	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	10	—	13	—	15	—	15	—	20	—	25	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	3	—	3	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	30	—	35	—	45	—	55	—	65	—	80	ns
Write Cycle														
t _{WC}	Write Cycle Time	30	—	35	—	45	—	55	—	65	—	80	—	ns
t _{CEW}	Chip Select to End of Write	30	—	30	—	40	—	50	—	60	—	70	—	ns
t _{AW}	Address Valid to End of Write	30	—	30	—	40	—	50	—	60	—	70	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	20	—	22	—	30	—	40	—	50	—	60	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	2	—	2	—	2	—	ns
t _{WEH} ⁽¹⁾	Write Enable to Output in High Z	—	13	—	13	—	15	—	20	—	25	—	30	ns
t _{DW}	Data to Write Time Overlap	15	—	17	—	22	—	27	—	32	—	40	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{OW} ⁽¹⁾	Output Active from End of Write	5	—	5	—	5	—	5	—	5	—	5	—	ns

2670 tbl 07

NOTE:

1. This parameter is guaranteed by design, but not tested.

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2670 tbl 08




Figure 1. Output Load





Figure 2. Output Load

(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{OW}, t_{WEH})

* Including scope and jig.


2670 drw 03

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2670 drw 04

TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)



2670 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)




2670 drw 06

NOTES:


1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING) (1, 2, 3, 7)



2670 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING) (1, 2, 3, 5)




2670 drw 08

NOTES:

1. \overline{WE} or \overline{CS} must be high during all address transitions.
2. A write occurs during the overlap (t_{CW} or t_{WP}) of a low \overline{CS} and a low \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter guaranteed by design, but not tested.
7. If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

ORDERING INFORMATION



2670 dnr 10