

# 2M x 32 SDRAM

*512K x 32bit x 4 Banks*

*Synchronous DRAM*

*LVTTL(3.0V & 3.3V)*

*Extended Temperature*

*TSOP / 90Ball FBGA*

*(VDD/VDDQ 3.0V/3.0V, 3.3V/3.3V)*

Revision 1.4

November 2001

Samsung Electronics reserves the right to change products or specification without notice.

**Revision History****Revision 1.4 (November 15, 2001) - *Final***

- Final specification for 2Mx32 SDRAM.

**Revision 1.3 (October 10, 2001) - *Preliminary***

- Integrated 3.0V part numbr(K4S643234E-S(T)E(N)) and 3.3V part number(K4S643232E-S(T)E(N)) to 3.0V & 3.3V part-number(K4S643233E-S(T)E(N)).
- Deleted tCC 5ns part and 6ns part.
- Unification of tCH 3ns for -70 part and tCH 3ns for -80 part, tCH 3ns for -10 part.
- Unification of tCL 3ns for -70 part and tCL 3ns for -80 part, tCL 3ns for -10 part.
- Unification of tSS 1.75ns for -70 part and tSS 2ns for -80 part, tSS 2.5ns for -10 part.
- Changed tCDL form 2clk to 1clk and tRDL for CL1 from 1clk to 2clk.

**Revision 1.2 (August 7, 2001) - *Target***

- Added CAS Latency 1

**Revision 1.1 (July 6, 2001)**

- Added K4S643232E-T/S(E/N)50

**Revision 1.0 (April 6, 2001)****Revision 0.0 (March 21, 2001)**

- Initial draft
- Extended temperature (-25°C ~ 85°C)
- 3.3V Power supply (VDD & VDDQ)
- Supported 90-ball FBGA as well as 86 - TSOP

**512K x 32Bit x 4 Banks Synchronous DRAM**

**FEATURES**

- 3.0V & 3.3V power supply
- LVTTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS latency (1 & 2 & 3)
  - Burst length (1, 2, 4, 8 & Full page)
  - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle).
- Extended Temperature range : -25°C to +85°C.

**GENERAL DESCRIPTION**


The K4S643233E is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

**ORDERING INFORMATION**

Part NO.	Max Freq.	Interface	Package
K4S643233E-SE/N70	143MHz	LVTTTL	90-Ball FBGA
K4S643233E-SE/N80	125MHz		
K4S643233E-SE/N10	100MHz		
K4S643233E-TE/N70	143MHz		
K4S643233E-TE/N80	125MHz		86 TSOP(II)
K4S643233E-TE/N10	100MHz		


• - S(T)E/N : Extended temperature (-25°C - 85°C)

**FUNCTIONAL BLOCK DIAGRAM**




\* Samsung Electronics reserves the right to change products or specification without notice.

PIN CONFIGURATION (Top view)  
86 - TSOP





86Pin TSOP (II)  
(400mil x 875mil)  
(0.5 mm Pin pitch)

90-Ball FBGA Package Dimension and Pin Configuration



**< Top View \*2 >**

90Ball(6x15) CSP						
	1	2	3	7	8	9
A	DQ26	DQ24	Vss	VDD	DQ23	DQ21
B	DQ28	VDDQ	Vssq	VDDQ	Vssq	DQ19
C	Vssq	DQ27	DQ25	DQ22	DQ20	VDDQ
D	Vssq	DQ29	DQ30	DQ17	DQ18	VDDQ
E	VDDQ	DQ31	NC	NC	DQ16	Vssq
F	Vss	DQM3	A3	A2	DQM2	VDD
G	A4	A5	A6	A10	A0	A1
H	A7	A8	NC	NC	BA1	NC
J	CLK	CKE	A9	BA0	$\overline{CS}$	$\overline{RAS}$
K	DQM1	NC	NC	$\overline{CAS}$	$\overline{WE}$	DQM0
L	VDDQ	DQ8	Vss	VDD	DQ7	Vssq
M	Vssq	DQ10	DQ9	DQ6	DQ5	VDDQ
N	Vssq	DQ12	DQ14	DQ1	DQ3	VDDQ
P	DQ11	VDDQ	Vssq	VDDQ	Vssq	DQ4
R	DQ13	DQ15	Vss	VDD	DQ0	DQ2



Pin Name	Pin Function
CLK	System Clock
$\overline{CS}$	Chip Select
CKE	Clock Enable
A0 ~ A10	Address
BA0 ~ BA1	Bank Select Address
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{WE}$	Write Enable
DQM0 ~ DQM3	Data Input/Output Mask
DQ0 ~ 31	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/Vssq	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Typ	Max
A	-	1.40	1.45
A1	0.30	0.35	0.40
E	-	11.00	-
E1	-	6.40	-
D	-	13.00	-
D1	-	11.20	-
e	-	0.80	-
phi b	0.40	0.45	0.50
zeta	-	-	0.10

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 4.6	V
Voltage on V <sub>DD</sub> supply relative to V <sub>SS</sub>	V <sub>DD</sub> , V <sub>DDQ</sub>	-1.0 ~ 4.6	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	1	W
Short circuit current	I <sub>OS</sub>	50	mA

**Note :** Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.  
Functional operation should be restricted to recommended operating condition.  
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS

•Recommended operating conditions (Voltage referenced to V<sub>SS</sub> = 0V, T<sub>A</sub> = -25°C to +85°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V <sub>DD</sub> , V <sub>DDQ</sub>	2.7	3.0	3.6	V	
Input logic high voltage	V <sub>IH</sub>	2.0	3.0	V <sub>DDQ</sub> +0.3	V	1
Input logic low voltage	V <sub>IL</sub>	-0.3	0	0.8	V	2
Output logic high voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -2mA
Output logic low voltage	V <sub>OL</sub>	-	-	0.4	V	I <sub>OL</sub> = 2mA
Input leakage current	I <sub>LI</sub>	-10	-	10	uA	3

**Notes :** 1. V<sub>IH</sub> (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.  
2. V<sub>IL</sub> (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.  
3. Any input 0V ≤ V<sub>IN</sub> ≤ V<sub>DDQ</sub>,  
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (V<sub>DD</sub> = 3.3V, T<sub>A</sub> = 23°C, f = 1MHz, V<sub>REF</sub> = 1.4V ± 200mV)

Pin	Symbol	Min	Max	Unit
Clock	C <sub>CLK</sub>	-	4	pF
$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{CS}}$ , CKE, DQM	C <sub>IN</sub>	-	4.5	pF
Address	C <sub>ADD</sub>	-	4.5	pF
DQ <sub>0</sub> ~ DQ <sub>31</sub>	C <sub>OUT</sub>	-	6.5	pF

## DC CHARACTERISTICS


(Recommended operating condition unless otherwise noted,  $T_A = -25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

Parameter	Symbol	Test Condition	CAS Latency	Speed			Unit	Note
				-70	-80	-10		
Operating Current (One Bank Active)	I <sub>CC1</sub>	Burst Length =1 $t_{RC} \geq t_{RC(min)}$ , $t_{CC} \geq t_{CC(min)}$ , $I_o = 0\text{mA}$		155	150	140	mA	2
Precharge Standby Current in power-down mode	I <sub>CC2P</sub>	$\text{CKE} \leq V_{IL(max)}$ , $t_{CC} = 15\text{ns}$		3			mA	
	I <sub>CC2PS</sub>	$\text{CKE} \& \text{CLK} \leq V_{IL(max)}$ , $t_{CC} = \infty$		2				
Precharge Standby Current in non power-down mode	I <sub>CC2N</sub>	$\text{CKE} \geq V_{IH(min)}$ , $\overline{\text{CS}} \geq V_{IH(min)}$ , $t_{CC} = 15\text{ns}$ Input signals are changed one time during 30ns		20			mA	
	I <sub>CC2NS</sub>	$\text{CKE} \geq V_{IH(min)}$ , $\text{CLK} \leq V_{IL(max)}$ , $t_{CC} = \infty$ Input signals are stable		10				
Active Standby Current in power-down mode	I <sub>CC3P</sub>	$\text{CKE} \leq V_{IL(max)}$ , $t_{CC} = 15\text{ns}$		7			mA	
	I <sub>CC3PS</sub>	$\text{CKE} \leq V_{IL(max)}$ , $t_{CC} = \infty$		5				
Active Standby Current in non power-down mode (One Bank Active)	I <sub>CC3N</sub>	$\text{CKE} \geq V_{IH(min)}$ , $\overline{\text{CS}} \geq V_{IH(min)}$ , $t_{CC} = 15\text{ns}$ Input signals are changed one time during 30ns		55			mA	
	I <sub>CC3NS</sub>	$\text{CKE} \geq V_{IH(min)}$ , $\text{CLK} \leq V_{IL(max)}$ , $t_{CC} = \infty$ Input signals are stable		40				
Operating Current (Burst Mode)	I <sub>CC4</sub>	$I_o = 0\text{mA}$ , Page Burst All bank Activated, $t_{CCD} = t_{CCD(min)}$		170	160	150	mA	2
Refresh Current	I <sub>CC5</sub>	$t_{RC} \geq t_{RC(min)}$		165	155	145	mA	3
Self Refresh Current	I <sub>CC6</sub>	$\text{CKE} \leq 0.2\text{V}$	-S(T)E	3			mA	4
			-S(T)N	450			uA	5


- Notes :**
1. Unless otherwise notes, Input level is CMOS( $V_{IH}/V_{IL}=V_{DDQ}/V_{SSQ}$ ).
  2. Measured with outputs open.
  3. Refresh period is 64ms.
  4. K4S643233E-S(T)E\*\*
  5. K4S643233E-S(T)N\*\*

## AC OPERATING TEST CONDITIONS ( $V_{DD} = 2.7V \sim 3.6V$ , $T_A = -25^\circ C$ to $+85^\circ C$ )

Parameter	Value	Unit
AC input levels ( $V_{ih}/V_{il}$ )	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

## OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version									Unit	Note
		-70			-80			-10				
CAS Latency	CL	3	2	1	3	2	1	3	2	1	CLK	
CLK cycle time	$t_{CC}(\min)$	7	10	20	8	12	20	10	12	20	ns	
Row active to row active delay	$t_{RRD}(\min)$	2	2	1	2	2	1	2	2	1	CLK	1
RAS to CAS delay	$t_{RCD}(\min)$	3	2	1	3	2	1	2	2	1	CLK	1
Row precharge time	$t_{RP}(\min)$	3	2	1	3	2	1	2	2	1	CLK	1
Row active time	$t_{RAS}(\min)$	7	5	2	6	4	2	5	4	2	CLK	1
	$t_{RAS}(\max)$	100									us	
Row cycle time	$t_{RC}(\min)$	10	7	3	10	7	3	10	7	3	CLK	1
Last data in to row precharge	$t_{RDL}(\min)$	2									CLK	2
Last data in to new col.address delay	$t_{CDL}(\min)$	1									CLK	2
Last data in to burst stop	$t_{BDL}(\min)$	1									CLK	2
Col. address to col. address delay	$t_{CCD}(\min)$	1									CLK	3
Mode Register Set cycle time	$t_{MRS}(\min)$	2									CLK	
Number of valid output data	CAS Latency=3	2									ea	4
	CAS Latency=2	1										
	CAS Latency=1	0										

- Notes :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
  2. Minimum delay is required to complete write.
  3. All parts allow every cycle column address change.
  4. In case of row precharge interrupt, auto precharge and read burst stop.



## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-70		-80		-10		Unit	Note
			Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS Latency=3	t <sub>CC</sub>	7	1000	8	1000	10	1000	ns	1
	CAS Latency=2		10		12		12			
	CAS Latency=1		20		20		20			
CLK to valid output delay	CAS Latency=3	t <sub>SAC</sub>	-	5.5	-	6	-	6	ns	1, 2
	CAS Latency=2		-	6	-	8	-	8		
	CAS Latency=1		-	18	-	18	-	18		
Output data hold time	CAS Latency=2,3	t <sub>OH</sub>	2	-	2	-	2	-	ns	2
	CAS Latency=1		3	-	3	-	3	-		
CLK high pulse width		t <sub>CH</sub>	3	-	3	-	3.5	-	ns	3
CLK low		t <sub>CL</sub>	3	-	3	-	3.5	-	ns	3
Input setup time		t <sub>SS</sub>	1.75	-	2	-	2.5	-	ns	3
Input hold time		t <sub>SH</sub>	1	-	1	-	1	-	ns	3
CLK to output in Low-Z		t <sub>SLZ</sub>	1	-	1	-	1	-	ns	2
CLK to output in Hi-Z	CAS Latency=3	t <sub>SHZ</sub>	-	5.5	-	6	-	6	ns	-
	CAS Latency=2		-	6	-	8	-	8		
	CAS Latency=1		-	18	-	18	-	18		

**Note :** 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf)=1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr + tf)/2-1]ns should be added to the parameter.

## SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	BA <sub>0,1</sub>	A <sub>10/AP</sub>	A <sub>9 ~ A<sub>0</sub></sub>	Note
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2
Refresh	Auto refresh	H	H	L	L	L	H	X	X			3
	Entry		L						X			3
	Self refresh	L	H	L	H	H	H	X	X			3
				H	X	X	X		X			3
Bank active & row addr.		H	X	L	L	H	H	X	V	Row address		
Read & column address	Auto precharge disable	H	X	L	H	L	H	X	V	L	Column address (A <sub>0</sub> ~ A <sub>7</sub> )	4
	Auto precharge enable									H		4,5
Write & column address	Auto precharge disable	H	X	L	H	L	L	X	V	L	Column address (A <sub>0</sub> ~ A <sub>7</sub> )	4
	Auto precharge enable									H		4,5
Burst Stop		H	X	L	H	H	L	X	X			6
Precharge	Bank selection	H	X	L	L	H	L	X	V	L	X	
	All banks								X	H		
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X			
				L	V	V	V		X			
Precharge power down mode	Entry	H	L	H	X	X	X	X	X			
				L	H	H	H		X			
	Exit	L	H	H	X	X	X	X	X			
				L	V	V	V		X			
DQM		H	X					V	X		7	
No operation command		H	X	H	X	X	X	X	X			
				L	H	H	H		X			

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

**Notes :** 1. OP Code : Operand codeA<sub>0</sub> ~ A<sub>10</sub> & BA<sub>0</sub> ~ BA<sub>1</sub> : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA<sub>0</sub> ~ BA<sub>1</sub> : Bank select addresses.If both BA<sub>0</sub> and BA<sub>1</sub> are "Low" at read, write, row active and precharge, bank A is selected.If BA<sub>0</sub> is "Low" and BA<sub>1</sub> is "High" at read, write, row active and precharge, bank B is selected.If BA<sub>0</sub> is "High" and BA<sub>1</sub> is "Low" at read, write, row active and precharge, bank C is selected.If both BA<sub>0</sub> and BA<sub>1</sub> are "High" at read, write, row active and precharge, bank D is selected.If A<sub>10/AP</sub> is "High" at row precharge, BA<sub>0</sub> and BA<sub>1</sub> is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at t<sub>RP</sub> after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

**MODE REGISTER FIELD TABLE TO PROGRAM MODES**

Register Programmed with MRS

Address	BA <sub>0</sub> ~ BA <sub>1</sub>	A <sub>10</sub> /AP	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
Function	RFU	RFU	W.B.L	TM		CAS Latency			BT	Burst Length		

Test Mode			CAS Latency				Burst Type		Burst Length				
A <sub>8</sub>	A <sub>7</sub>	Type	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	Latency	A <sub>3</sub>	Type	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	1	1	Interleave	0	0	1	2	2
1	0	Reserved	0	1	0	2			0	1	0	4	4
1	1	Reserved	0	1	1	3			0	1	1	8	8
<b>Write Burst Length</b>			1	0	0	Reserved			1	0	0	Reserved	Reserved
A <sub>9</sub>	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved

Full Page Length : x32 (256)

**POWER UP SEQUENCE**

**SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.**

1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
  2. Power is applied to VDD and VDDQ (simultaneously).
  3. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
  4. Issue precharge commands for all banks of the devices.
  5. Issue 2 or more auto-refresh commands.
  6. Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

- Note :**
1. If A<sub>9</sub> is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
  2. RFU (Reserved for future use) should stay "0" during MRS cycle.

**BURST SEQUENCE (BURST LENGTH = 4)**

Initial Address		Sequential				Interleave			
A <sub>1</sub>	A <sub>0</sub>								
0	0	0	1	2	3	0	1	2	3
0	1	1	2	3	0	1	0	3	2
1	0	2	3	0	1	2	3	0	1
1	1	3	0	1	2	3	2	1	0

**BURST SEQUENCE (BURST LENGTH = 8)**

Initial Address			Sequential								Interleave							
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>																
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0