3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer

MPC9447

The MPC9447 is a 3.3V or 2.5V compatible, 1:9 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 350 MHz and output skews less than 150 ps, the device meets the needs of most demanding clock applications.

Features

9 LVCMOS Compatible Clock Outputs

- 2 Selectable, LVCMOS Compatible Inputs
- Maximum Clock Frequency of 350 MHz
- Maximum Clock Skew of 150 ps
- Synchronous Output Stop in Logic Low State Eliminates Output Runt Pulses
- High–Impedance Output Control
- 3.3V or 2.5V Power Supply
- · Drives up to 18 Series Terminated Clock Lines
- Ambient Temperature Range -40°C to +85°C
- 32 Lead LQFP Packaging
- Supports Clock Distribution in Networking, Telecommunications, and Computer Applications
- Pin and Function Compatible to MPC947

Functional Description

MPC9447 is specifically designed to distribute LVCMOS compatible clock signals up to a frequency of 350 MHz. Each output provides a precise copy of the input signal with a near zero skew. The outputs buffers support driving of 50 Ω terminated transmission lines on the incident edge: each is capable of driving either one parallel terminated or two series terminated transmission lines.

Two selectable independent LVCMOS compatible clock inputs are available, providing support of redundant clock source systems. The MPC9447 CLK_STOP control is synchronous to the falling edge of the input clock. It allows the start and stop of the output clock signal only in a logic low state, thus eliminating potential output runt pulses. Applying the OE control will force the outputs into high-impedance mode.

All inputs have an internal pull-up or pull-down resistor preventing unused and open inputs from floating. The device supports a 2.5V or 3.3V power supply and an ambient temperature range of -40°C to +85°C. The MPC9447 is pin and function compatible but performance-enhanced to the MPC947.

3.3 V/2.5 V LVCMOS 1:9 CLOCK FANOUT BUFFER



CASE 873A



Table 1. Function Table

Control	Default	0	1
CLK_SEL	1	CLK0 input selected	CLK1 input selected
OE	1	Outputs disabled (high-impedance state) ^a	Outputs enabled
CLK_STOP	1	Outputs synchronously stopped in logic low state	Outputs active

a. OE = 0 will high-impedance tristate all outputs independent on $\overline{CLK_STOP}$

Table 2. Pin Configuration

Pin	I/O	Туре	Function
CCLK0	Input	LVCMOS	Clock signal input
CCLK1	Input	LVCMOS	Alternative clock signal input
CLK_SEL	Input	LVCMOS	Clock input select
CLK_STOP	Input	LVCMOS	Clock output enable/disable
OE	Input	LVCMOS	Output enable/disable (high-impedance tristate)
Q0-8	Output	LVCMOS	Clock outputs
GND	Supply	Ground	Negative power supply (GND)
V _{CC}	Supply	V _{CC}	Positive power supply for I/O and core. All V_{CC} pins must be connected to the positive power supply for correct operation

Table 3. General Specifications

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
V _{TT}	Output termination voltage		V _{CC} ÷ 2		V	
MM	ESD protection (Machine model)	200			V	
HBM	ESD protection (Human body model)	2000			V	
LU	Latch-up immunity	200			mA	
C _{PD}	Power dissipation capacitance		10		pF	Per output
C _{IN}	Input capacitance		4.0		pF	Inputs

Table 4. Absolute Maximum Ratings^a

Symbol	Characteristics	Min	Max	Unit	Condition
V _{CC}	Supply Voltage	-0.3	3.9	V	
V _{IN}	DC Input Voltage	-0.3	V _{CC} + 0.3	V	
V _{OUT}	DC Output Voltage	-0.3	V _{CC} + 0.3	V	
I _{IN}	DC Input Current		±20	mA	
I _{OUT}	DC Output Current		±50	mA	
T _S	Storage temperature	-65	125	°C	

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 5. DC Characteristics (V_{CC} = $3.3V \pm 5\%$, T_A = 40° C to + 85° C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{IH}	Input High Voltage	2.0		V _{CC} + 0.3	V	LVCMOS
VIL	Input Low Voltage	-0.3		0.8	V	LVCMOS
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -24 mA ^a
V _{OL}	Output Low Voltage			0.55	V	I _{OL} = 24 mA
				0.30	V	I _{OL} = 12 mA
Z _{OUT}	Output Impedance		17		Ω	
I _{IN}	Input Current ^b			±300	μΑ	$V_{IN} = V_{CC}$ or GND
ICCQ	Maximum Quiescent Supply Current ^c			2.0	mA	All V_{CC} Pins

 The MPC9447 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50Ω series terminated transmission lines (for V_{CC}=3.3V).

b. Inputs have pull-down or pull-up resistors affecting the input current.

c. I_{CCQ} is the DC current consumption of the device with all outputs open and the input in its default state or open.

Table 6. AC Characteristics (V_{CC} = 3.3V \pm 5%, T_A = -40°C to +85°C)^a

Symbol	5Characteristics	Min	Тур	Max	Unit	Condition
f _{ref}	Input Frequency	0		350	MHz	
f _{max}	Output Frequency	0		350	MHz	
f _{P,REF}	Reference Input Pulse Width	1.4			ns	
t _r , t _f	CCLK0, CCLK1 Input Rise/Fall Time			1.0 ^b	ns	0.8 to 2.0V
t _{PLH/HL}	Propagation Delay CCLK0 or CCLK1 to any Q	1.3		3.3	ns	
t _{PLZ, HZ}	Output Disable Time			11	ns	
t _{PZL, ZH}	Output Enable Time			11	ns	
t _S	Setup Time CCLK0 or CCLK1 to CLK_STOP ^c	0.0			ns	
t _H	Hold Time CCLK0 or CCLK1 to CLK_STOP ^c	1.0			ns	
t _{sk(O)}	Output-to-Output Skew			150	ps	
t _{sk(PP)}	Device-to-Device Skew			2.0	ns	
t _{SK(P)}	Output Pulse Skew ^d			300	ps	
DCQ	Output Duty Cycle f _Q <170 MHz	45	50	55	%	DC _{REF} = 50%
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4V
t _{JIT(CC)}	Cycle-to-cycle jitter RMS (1 σ)		TBD		ps	

a. AC characteristics apply for parallel output termination of 50 Ω to V_TT-

b. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.

c. Setup and hold times are referenced to the falling edge of the selected clock signal input.

d. Output pulse skew is the absolute difference of the propagation delay times: | t_{PLH} - t_{PHL} |.

Table 7. DC Characteristics (V_{CC} = 2.5V \pm 5%, T_A = -40°C to +85°C)

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
VIH	Input High Voltage	1.7		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input Low Voltage	-0.3		0.7	V	LVCMOS
V _{OH}	Output High Voltage	1.8			V	I _{OH} =-15 mA ^a
V _{OL}	Output Low Voltage			0.6	V	I _{OL} = 15 mA
Z _{OUT}	Output Impedance		19		Ω	
I _{IN}	Input Current ^b			±300	μΑ	$V_{IN} = V_{CC}$ or GND
ICCQ	Maximum Quiescent Supply Current ^c			2.0	mA	All V _{CC} Pins

 a. The MPC9447 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives one 50Ω series terminated transmission lines per output (V_{CC}=2.5V).

b. Inputs have pull-down or pull-up resistors affecting the input current.

c. I_{CCQ} is the DC current consumption of the device with all outputs open and the input in its default state or open.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f _{ref}	Input Frequency	0		350	MHz	
f _{max}	Output frequency	0		350	MHz	
f _{P,REF}	Reference Input Pulse Width	1.4			ns	
t _r , t _f	CCLK0, CCLK1 Input Rise/Fall Time			1.0 ^b	ns	0.7 to 1.7V
t _{PLH/HL}	Propagation Delay CCLK0 or CCLK1 to any Q	1.7		4.4	ns	
t _{PLZ, HZ}	Output Disable Time			11	ns	
t _{PZL, ZH}	Output Enable Time			11	ns	
t _S	Setup Time CCLK0 or CCLK1 to CLK_STOP ^c	0.0			ns	
t _H	Hold Time CCLK0 or CCLK1 to CLK_STOP ^c	1.0			ns	
t _{sk(O)}	Output-to-Output Skew			150	ps	
t _{sk(PP)}	Device-to-Device Skew			2.7	ns	
t _{SK(P)}	Ouput Pulse Skew ^d			200	ps	
DCQ	Output Duty Cycle f _Q <350 MHz	45	50	55	%	$DC_{REF} = 50\%$
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.6 to 1.8V
t _{JIT(CC)}	Cycle-to-cycle jitter RMS (1 o)		TBD		ps	

Table 8. AC Characteristics (V_{CC} = 2.5V \pm 5%, T_A = -40°C to +85°C)^a

a. AC characteristics apply for parallel output termination of 50 $\!\Omega$ to V_TT.

b. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.

c. Setup and hold times are referenced to the falling edge of the selected clock signal input.

d. Output pulse skew is the absolute difference of the propagation delay times: | t_{PLH} - t_{PHL} |.

APPLICATION INFORMATION



Driving Transmission Lines

The MPC9447 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of 17 Ω (V_{CC}=3.3V), the outputs can drive either parallel or series terminated transmission lines. For more information on transmission lines, the reader is referred to Motorola application note AN1091. In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines the signal at the end of the line with a 50 Ω resistance to V_{CC}+2.



Figure 4. Single versus Dual Transmission Lines

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9447 clock driver. For the series terminated case, however, there is no DC current draw; thus, the outputs can drive multiple series terminated lines. Figure 4 "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC9447 clock driver is effectively doubled due to its capability to drive multiple lines at V_{CC}=3.3V.



Figure 5. Single versus Dual Line Termination Waveforms

The waveform plots in Figure 5 "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the MPC9447 output buffer is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9447. The output waveform in Figure 5 "Single versus Dual Line Termination Waveforms" shows a step in the waveform; this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 33Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

 $\begin{array}{l} \mathsf{V}_L \ = \ \mathsf{V}_S \ (\ Z_0 \div (\mathsf{R}_S + \mathsf{R}_0 + Z_0)) \\ \mathsf{Z}_0 \ = \ 50\Omega \ || \ 50\Omega \\ \mathsf{R}_S \ = \ 33\Omega \ || \ 33\Omega \\ \mathsf{R}_0 \ = \ 17\Omega \\ \mathsf{V}_L \ = \ 3.0 \ (\ 25 \div (16.5 + 17 + 25) \\ = \ 1.28 \mathsf{V} \end{array}$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.5V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).

Since this step is well above the threshold region it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 6 "Optimized Dual Line Termination" should be used. In this case, the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.



ww.DataSheet4U.com

Figure 6. Optimized Dual Line Termination

The Following Figures Illustrate the Measurement Reference for the MPC9447 Clock Driver Circuit



Figure 7. CCLK MPC9447 AC Test Reference for V_{cc} = 3.3V and V_{cc} = 2.5V







The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 9. Output-to-Output Skew t_{SK(LH, HL)}



The time from the output controlled edge to the non-controlled edge, divided by the time between output controlled edges, expressed as a percentage

Figure 11. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs









Figure 12. Output Transition Time Test Reference



Figure 14. Setup and Hold Time (t_S, t_H) Test Reference



OUTLINE DIMENSIONS

vww.DataSheet4U.com

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Acelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or in the trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA