

## DUAL DECADE RIPPLE COUNTER

### FEATURES

- Two BCD decade or bi-quinary counters
- One package can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100
- Two master reset inputs to clear each decade counter individually
- Output capability: standard
- ICC category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT390 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSSTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT390 are dual 4-bit decade ripple counters divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common master reset input (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clocks (nCP<sub>0</sub> and nCP<sub>1</sub>) of each section allow ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>0</sub> to nQ <sub>0</sub> nCP <sub>1</sub> to nQ <sub>1</sub> nCP <sub>1</sub> to nQ <sub>2</sub> nCP <sub>1</sub> to nQ <sub>3</sub> nMR to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14	18	ns
			15	19	ns
			23	26	ns
			15	19	ns
			16	18	ns
f <sub>max</sub>	maximum clock frequency nCP <sub>0</sub> , nCP <sub>1</sub>		66	61	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	20	21	pF

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

### Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

Σ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

C<sub>L</sub> = output load capacitance in pF




V<sub>CC</sub> = supply voltage in V

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

### PACKAGE OUTLINES

16-lead DIL; plastic (SOT382).

16-lead mini-pack; plastic (SO16; SOT109A).






Fig. 4 Functional diagram.

**GENERAL DESCRIPTION**

Each section is triggered by the HIGH-to-LOW transition of the clock inputs ( $n\overline{CP}_0$  and  $n\overline{CP}_1$ ).

For BCD decade operation, the  $nQ_0$  output is connected to the  $n\overline{CP}_1$  input of the divide-by-5 section. For bi-quinary decade operation, the  $nQ_3$  output is connected to the  $n\overline{CP}_0$  input and  $nQ_0$  becomes the decade output.

The master reset inputs (1MR and 2MR) are active HIGH asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A HIGH level on the nMR input overrides the clocks and sets the four outputs LOW.

**PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	$1\overline{CP}_0, 2\overline{CP}_0$	clock input divide-by-2 section (HIGH-to-LOW, edge-triggered)
2, 14	1MR, 2MR	asynchronous master reset inputs (active HIGH)
3, 5, 6, 7	$1Q_0$ to $1Q_3$	flip-flop outputs
4, 12	$1\overline{CP}_1, 2\overline{CP}_1$	clock input divide-by-5 section (HIGH-to-LOW, edge triggered)
8	GND	ground (0 V)
13, 11, 10, 9	$2Q_0$ to $2Q_3$	flip-flop outputs
16	VCC	positive supply voltage

**BCD COUNT SEQUENCE FOR 1/2 THE "390"**

COUNT	OUTPUTS			
	$Q_0$	$Q_1$	$Q_2$	$Q_3$
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	H	H
9	H	L	L	H

**Note**

Output  $Q_0$  connected to  $n\overline{CP}_1$  with counter input on  $n\overline{CP}_0$ .

H = HIGH voltage level  
L = LOW voltage level

**BI-QUINARY COUNT SEQUENCE FOR 1/2 THE "390"**

COUNT	OUTPUTS			
	$Q_0$	$Q_1$	$Q_2$	$Q_3$
0	L	L	L	L
1	L	H	L	L
2	L	L	H	L
3	L	H	H	L
4	L	L	L	H
5	H	L	L	L
6	H	H	L	L
7	H	L	H	L
8	H	H	H	L
9	H	L	L	H

**Note**

Output  $Q_3$  connected to  $n\overline{CP}_0$  with counter input on  $n\overline{CP}_1$ .



## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS		
		74HC							V <sub>CC</sub> V	WAVEFORMS	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.		max.		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>0</sub> to nQ <sub>0</sub>		47	145		180		220	ns	2.0 4.5 6.0	Fig. 6
			17	29		36		44			
			14	25		31		38			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>1</sub>		50	155		195		235	ns	2.0 4.5 6.0	Fig. 6
			18	31		39		47			
			14	26		33		40			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>2</sub>		74	210		265		315	ns	2.0 4.5 6.0	Fig. 6
			27	42		53		63			
			22	36		45		54			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>3</sub>		50	155		195		235	ns	2.0 4.5 6.0	Fig. 6
			18	31		39		47			
			14	26		33		40			
t <sub>PHL</sub>	propagation delay nMR to nQ <sub>n</sub>		52	165		205		250	ns	2.0 4.5 6.0	Fig. 7
			19	33		41		50			
			15	28		35		43			
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19	75		95		110	ns	2.0 4.5 6.0	Fig. 6
			7	15		19		22			
			6	13		16		19			
t <sub>w</sub>	clock pulse width nCP <sub>0</sub> , nCP <sub>1</sub>	80	19		100		120	ns	2.0 4.5 6.0	Fig. 6	
		16	7		20		24				
		14	6		17		20				
t <sub>w</sub>	master reset pulse width HIGH	80	28		105		130	ns	2.0 4.5 6.0	Fig. 7	
		17	10		21		26				
		14	8		18		22				
t <sub>rem</sub>	removal time nMR to nCP <sub>n</sub>	75	22		95		110	ns	2.0 4.5 6.0	Fig. 7	
		15	8		19		22				
		13	6		16		19				
f <sub>max</sub>	maximum clock pulse frequency nCP <sub>0</sub> , nCP <sub>1</sub>	6.0	20		4.8		4.0	MHz	2.0 4.5 6.0	Fig. 6	
		30	60		24		20				
		35	71		28		24				

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.



INPUT	UNIT LOAD COEFFICIENT
$\overline{nCP_0}$	0.45
$\overline{nCP_1}$ , nMR	0.60

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS		
		74HCT							V <sub>CC</sub> V	WAVEFORMS	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.				max.
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{nCP_0}$ to nQ <sub>0</sub>		21	34		43		51	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{nCP_1}$ to nQ <sub>1</sub>		22	38		48		57	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{nCP_1}$ to nQ <sub>2</sub>		30	51		64		77	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{nCP_1}$ to nQ <sub>3</sub>		22	38		48		57	ns	4.5	Fig. 6
t <sub>PHL</sub>	propagation delay nMR to nQ <sub>n</sub>		21	36		45		54	ns	4.5	Fig. 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 6
t <sub>W</sub>	clock pulse width $\overline{nCP_0}$ , $\overline{nCP_1}$	18	8		23		27		ns	4.5	Fig. 6
t <sub>W</sub>	master reset pulse width HIGH	17	10		21		26		ns	4.5	Fig. 7
t <sub>rem</sub>	removal time nMR to $\overline{nCP_n}$	15	8		19		22		ns	4.5	Fig. 7
f <sub>max</sub>	maximum clock pulse frequency $\overline{nCP_0}$ , $\overline{nCP_1}$	27	55		22		18		MHz	4.5	Fig. 6

AC WAVEFORMS



Note to AC waveforms

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .
- HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .