

54AC11074, 74AC11074 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2957, DECEMBER 1986 – REVISED APRIL 1993

- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Plastic Thin Shrink Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the Preset or Clear input sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input that meets the setup time requirements are transferred to the outputs on the low-to-high transition of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The 54AC11074 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74AC11074 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE


INPUTS				OUTPUTS	
$\overline{\text{PRE}}$	$\overline{\text{CLR}}$	CLK	D	Q	$\overline{\text{Q}}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H [†]	H [†]
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	$\overline{\text{Q}}_0$

[†] This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high level).

54AC11074 ... J PACKAGE
74AC11074 ... D, N, OR PW PACKAGE
(TOP VIEW)




54AC11074 ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

logic symbol[‡]



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1993, Texas Instruments Incorporated

8961723 0094329 3TT

2-107

54AC11074, 74AC11074 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2957, DECEMBER 1986 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		54AC11074			74AC11074			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	3	5	5.5	3	5	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1			V
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 5.5$ V	3.85		3.85			
V_{IL}	Low-level input voltage	$V_{CC} = 3$ V		0.9		0.9		V
		$V_{CC} = 4.5$ V		1.35		1.35		
		$V_{CC} = 5.5$ V		1.65		1.65		
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 3$ V		-4		-4		mA
		$V_{CC} = 4.5$ V		-24		-24		
		$V_{CC} = 5.5$ V		-24		-24		
I_{OL}	Low-level output current	$V_{CC} = 3$ V		12		12		mA
		$V_{CC} = 4.5$ V		24		24		
		$V_{CC} = 5.5$ V		24		24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_A	Operating free-air temperature	-55		125	-40		85	°C

8961723 0094330 011

TEXAS
INSTRUMENTS



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-108

54AC11074, 74AC11074
**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
 WITH CLEAR AND PRESET**
 D2957, DECEMBER 1986 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54AC11074		74AC11074		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
I _{OH} = -50 mA†	5.5 V				3.85					
I _{OH} = -75 mA†	5.5 V						3.85			
V _{OL}	I _{OL} = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I _{OL} = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I _{OL} = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
I _{OL} = 50 mA†	5.5 V					1.65				
I _{OL} = 75 mA†	5.5 V						1.65			
I _I	V _I = V _{CC} or GND	5.5 V			±0.1		±1	±1	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			4		80	40	μA	
C _I	V _I = V _{CC} or GND	5 V			3.5				pF	

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements, V_{CC} = 3.3 V ± 0.3 V (see Figure 1)

		T _A = 25°C		54AC11074		74AC11074		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100	0	100	0	100	MHz
t _w	Pulse duration	PRE or CLR low	4		4		4	ns
		CLK low or CLK high	5		5		5	
t _{su}	Setup time, before CLK↑	Data high or low	5		5		5	ns
		PRE or CLR inactive	1		1		1	
t _h	Hold time, after CLK↑	0		0		0	ns	

timing requirements, V_{CC} = 5 V ± 0.5 V (see Figure 1)

		T _A = 25°C		54AC11074		74AC11074		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	125	0	125	0	125	MHz
t _w	Pulse duration	PRE or CLR low	4		4		4	ns
		CLK low or CLK high	4		4		4	
t _{su}	Setup time, before CLK↑	Data high or low	3.5		3.5		3.5	ns
		PRE or CLR inactive	1		1		1	
t _h	Hold time, after CLK↑	0		0		0	ns	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

8961723 0094331 T58

2-109

54AC11074, 74AC11074
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

D2957, DECEMBER 1986 - REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54AC11074		74AC11074		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			100	125		100		100		
t _{PLH}	PRE or CLR	Q or Q̄	1.5	5.8	9.3	1.5	10.5	1.5	10	ns
t _{PHL}			1.5	6.5	11.4	1.5	12.9	1.5	12.2	
t _{PLH}	CLK	Q or Q̄	1.5	7.7	10.5	1.5	12.1	1.5	11.3	ns
t _{PHL}			1.5	7.3	9.7	1.5	11.3	1.5	10.6	

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54AC11074		74AC11074		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			125	150		125		125		
t _{PLH}	PRE or CLR	Q or Q̄	1.5	4.2	6.6	1.5	7.5	1.5	7.1	ns
t _{PHL}			1.5	4.7	8.2	1.5	9.6	1.5	9	
t _{PLH}	CLK	Q or Q̄	1.5	5.4	7.5	1.5	8.7	1.5	8.2	ns
t _{PHL}			1.5	5	6.9	1.5	8	1.5	7.5	

operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per gate	C _L = 50 pF, f = 1 MHz	30	pF

8961723 0094332 994




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

8961723 0094333 820

TEXAS
 INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-111