



CYPRESS
SEMICONDUCTOR

ADVANCED INFORMATION

CY7B198
CY7B199

32,768 x 8 Static R/W RAM

Features

- High speed
 - $t_{AA} = 12$ ns
- BiCMOS for optimum speed/power
- Low active power
 - 853 mW
- Low standby power
 - 275 mW
- Automatic power-down when deselected
- TTL-compatible inputs and outputs

Functional Description

The CY7B198 and CY7B199 are high-performance BiCMOS static RAMs organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (\overline{CE}), an active LOW output enable (\overline{OE}), and three-state drivers. Both devices have an automatic power-down feature, reducing the power consumption by more than 60% when deselected.


An active LOW write enable signal (\overline{WE}) controls the writing operation of the memory. When \overline{CE} and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O_0 through I/O_7) is written into the memory location specified on the address pins (A_0 through A_{14}).

Reading the device is accomplished by taking chip enable (\overline{CE}) and output enable (\overline{OE}) LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the location specified on the address pins is present on the eight data input/output pins.

The eight input/output pins (I/O_0 through I/O_7) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} and \overline{WE} LOW).


The CY7B198 is available in a leadless chip carrier. The CY7B199 is available in space-saving 300-mil-wide DIPs, and SOJs.

Logic Block Diagram



B198-1

Pin Configurations



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature - 65°C to + 150°C

Ambient Temperature with

Power Applied - 55°C to + 125°C

 Supply Voltage on V_{CC} Relative to GND^[1] . - 0.5V to + 7.0V

DC Voltage Applied to Outputs

 in High Z State^[1] - 0.5V to + 7.0V

DC Input Voltage - 0.5V to + 7.0V

Current into Outputs (LOW) 20 mA

 Static Discharge Voltage > 2001V
 (per MIL-STD-883, Method 3015)

Latch-Up Current > 200 mA

Operating Range

Range	Ambient Temperature ^[2]	V_{CC}
Commercial	0°C to + 70°C	5V \pm 10%
Military	- 55°C to + 125°C	5V \pm 10%

2
Electrical Characteristics^[3] Over the Operating Range

Parameters	Description	Test Conditions	7B198-12 7B199-12		7B198-15, 20 7B199-15, 20		Units
			Min.	Max.	Min.	Max.	
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
V_{IH}	Input HIGH Voltage		2.2	V_{CC}	2.2	V_{CC}	V
V_{IL}	Input LOW Voltage ^[1]		-0.3	0.8	-0.3	0.8	V
I_{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	-10	+ 10	-10	+ 10	μA
I_{OZ}	Output Leakage Current	$GND \leq V_I \leq V_{CC}$, Output Disabled	-10	+ 10	-10	+ 10	μA
I_{OS}	Output Short Circuit Current ^[4]	$V_{CC} = \text{Max.}, V_{OUT} = GND$		-300		-300	mA
I_{CC}	V_{CC} Operating Supply Current	$V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}$, $f = f_{MAX} = 1/t_{RC}$	Com'l	155		155	mA
			Mil			170	
I_{SB1}	Automatic \overline{CE} Power-Down Current - TTL Inputs	Max. V_{CC} , $\overline{CE} \geq V_{IH}$, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$	Com'l	50		50	mA
			Mil			60	
I_{SB2}	Automatic \overline{CE} Power-Down Current - CMOS Inputs	Max. V_{CC} , $\overline{CE} \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$, $f = 0$	Com'l	30		30	mA
			Mil			40	



Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}, f = 1 \text{ MHz}$, $V_{CC} = 5.0V$	10	pF
C_{OUT}	Output Capacitance		10	pF

Notes:

- $V_{IL(\text{min.})} = -2.0V$ for pulse durations of less than 20 ns.
- T_A is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Switching Characteristics^[3,6] Over the Operating Range


Parameters	Description	7B198-12 7B199-12		7B198-15 7B199-15		7B198-20 7B198-20		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	12		15		20		ns
t _{AA}	Address to Data Valid		12		15		20	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACE}	\overline{CE} LOW to Data Valid		12		15		20	ns
t _{DOE}	\overline{OE} LOW to Data Valid		7		10		12	ns
t _{LZOE}	\overline{OE} LOW to Low Z ^[8]	2		2		2		ns
t _{HZOE}	\overline{OE} HIGH to High Z ^[7, 8]		7		8		10	ns
t _{LZCE}	\overline{CE} LOW to Low Z ^[8]	3		3		3		ns
t _{HZCE}	\overline{CE} HIGH to High Z ^[7,8]		7		8		10	ns
t _{PU}	\overline{CE} LOW to Power-Up		0		0		0	ns
t _{PD}	\overline{CE} HIGH to Power-Down		12		15		20	ns
WRITE CYCLE ^[9,10]								
t _{WC}	Write Cycle Time	12		15		20		ns
t _{SCE}	\overline{CE} LOW to Write End	9		10		15		ns
t _{AW}	Address Set-Up to Write End	9		10		15		ns
t _{HIA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	\overline{WE} Pulse Width	9		10		15		ns
t _{SD}	Data Set-Up to Write End	7		8		10		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	\overline{WE} HIGH to Low Z ^[7]	2		2		2		ns
t _{HZWE}	\overline{WE} LOW to High Z ^[7,8]		7		7		10	ns

Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 20-pF load capacitance.
- t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- The internal write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal will terminate a write by going HIGH. The input data set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} .


Switching Waveforms

Read Cycle No. 1^[11,12]




B198-6

Read Cycle No. 2^[12,13]



B198-7

Write Cycle No. 1 (\overline{CE} Controlled)^[14, 15]



B198-8

Notes:

11. Device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} .

12. \overline{WE} is HIGH for read cycle.


13. Address valid prior to or coincident with \overline{CE} transition low.

14. Data I/O is high impedance if \overline{OE} = V_{IH} .

15. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.


Switching Waveforms

Write Cycle No. 2 (\overline{WE} Controlled, \overline{OE} HIGH During Write)^[14,15]



B198-9

Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW)^[10,15]



B198-10

Truth Table

\overline{CE}	\overline{WE}	\overline{OE}	I/O ₀ - I/O ₇	Mode	Power
H	X	X	High Z	Power-Down	Standby (I_{SB})
L	H	L	Data Out	Read	Active (I_{CC})
L	L	X	Data In	Write	Active (I_{CC})
L	H	H	High Z	Selected, Output Disabled	Active (I_{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7B198-12LC	L55	Commercial
15	CY7B198-15LC	L55	Commercial
	CY7B198-15LMB	L55	Military
20	CY7B198-20LC	L55	Commercial
	CY7B198-20LMB	L55	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7B199-12PC	P21	Commercial
	CY7B199-12DC	D22	
	CY7B199-12VC	V21	
15	CY7B199-15PC	P21	Commercial
	CY7B199-15DC	D22	
	CY7B199-15VC	V21	
	CY7B199-15DMB	D22	Military
20	CY7B199-20PC	P21	Commercial
	CY7B199-20DC	D22	
	CY7B199-20VC	V21	
	CY7B199-20DMB	D22	Military

2

MILITARY SPECIFICATIONS

Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V_{OH}	1, 2, 3
V_{OL}	1, 2, 3
V_{IH}	1, 2, 3
$V_{IL\ Max}$	1, 2, 3
I_{IX}	1, 2, 3
I_{OZ}	1, 2, 3
I_{CC}	1, 2, 3
I_{SB1}	1, 2, 3
I_{SB2}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t_{RC}	7, 8, 9, 10, 11
t_{AA}	7, 8, 9, 10, 11
t_{OHA}	7, 8, 9, 10, 11
t_{ACE}	7, 8, 9, 10, 11
t_{DOE}	7, 8, 9, 10, 11
WRITE CYCLE	
t_{WC}	7, 8, 9, 10, 11
t_{SCE}	7, 8, 9, 10, 11
t_{AW}	7, 8, 9, 10, 11
t_{HA}	7, 8, 9, 10, 11
t_{SA}	7, 8, 9, 10, 11
t_{PWE}	7, 8, 9, 10, 11
t_{SD}	7, 8, 9, 10, 11
t_{HD}	7, 8, 9, 10, 11

Document #: 38-00160