



Description

The GM71V(S)65403A/AL is the new generation dynamic RAM organized 16,777,216 words by 4bits. The GM71V(S)65403A/AL utilizes advanced CMOS Silicon Gate Process Technology as well as advanced circuit techniques for wide operating margins, both internally and to the system user. System oriented features include single power supply of 3.3V+/-10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

The GM71V(S)65403A/AL offers Extended Data Out(EDO) Mode as a high speed access mode.

Features

- * 16,777,216 Words x 4 Bit
- * Extended Data Out (EDO) Mode Capability
- * Fast Access Time & Cycle Time

(Unit: ns)

	t _{TRAC}	t _{AA}	t _{CAC}	t _{RC}	t _{HPC}
GM71V(S)65403A/AL-5	50	25	13	84	20
GM71V(S)65403A/AL-6	60	30	15	104	25

*Power dissipation

- Active : 684mW/612mW(MAX)
- Standby : 1.8 mW (CMOS level : MAX)
0.54mW (L-Version : MAX)

*EDO page mode capability

*Access time : 50ns/60ns (max)

*Refresh cycles

- $\overline{\text{RAS}}$ only Refresh
4096 cycles/64 μs (GM71V65403A)
4096 cycles/128 μs (GM71VS65403AL)(L_Version)

*CBR & Hidden Refresh

- 4096 cycles/64 μs (GM71V65403A)
4096 cycles/128 μs (GM71VS65403AL)(L-Version)

*4 variations of refresh


- $\overline{\text{RAS}}$ -only refresh
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
- Hidden refresh
- Self refresh (L-Version)

*Single Power Supply of 3.3V+/-10 % with a built-in VBB generator

*Battery Back Up Operation (L-Version)

Pin Configuration

32 SOJ / TSOP II



(Top View)

Pin Description

Pin	Function	Pin	Function
A0-A11	Address Inputs	$\overline{WE}$	Write Enable
A0-A11	Refresh Address Inputs	I/O0 - I/O3	Data Input / Output
$\overline{RAS}$	Row Address Strobe	V _{CC}	Power (+3.3V)
$\overline{CAS}$	Column Address Strobe	V _{SS}	Ground
$\overline{OE}$	Output Enable	NC	No Connection

Ordering Information

Type No.	Access Time	Package
GM71V(S)65403A/ALJ-5 GM71V(S)65403A/ALJ-6	50ns 60ns	400 Mil 32Pin Plastic SOJ
GM71V(S)65403A/ALT-5 GM71V(S)65403A/ALT-6	50ns 60ns	400 Mil 32Pin Plastic TSOP II

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
T _{STG}	Storage Temperature (Plastic)	-55 to 125	C
V _T	Voltage on any Pin Relative to V _{SS}	-0.5 to V _{CC} + 0.5 (MAX ; 4.6V)	V
V _{CC}	Voltage on V _{CC} Relative to V _{SS}	-0.5 to 4.6	V
I _{OUT}	Short Circuit Output Current	50	mA
P _T	Power Dissipation	1.0	W

*Note : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

Recommended DC Operating Conditions (T_A = 0 ~ 70C)

Symbol	Parameter	Min	Typ	Max	Unit	Notes
V _{CC}	Supply Voltage	3.0	3.3	3.6	V	1,2
V _{SS}	Supply Voltage	0	0	0	V	2
V _{IH}	Input High Voltage	2.0	-	V _{CC} +0.3	V	1
V _{IL}	Input Low Voltage	-0.3	-	0.8	V	1
T _A	Ambient Temperature under Bias	0	-	70	C	

DC Electrical Characteristics: ($V_{CC} = 3.3V \pm 10\%$, $T_A = 0 \sim 70^\circ C$)

Symbol	Parameter	Min	Max	Unit	Note
V_{OH}	Output Level Output Level Voltage ($I_{OUT} = -2mA$)	2.4	V_{CC}	V	
V_{OL}	Output Level Output Level Voltage ($I_{OUT} = 2mA$)	0	0.4	V	
I_{CC1}	Operating Current ($t_{RC} = t_{RC \min}$)	50ns	-	190	mA 1,2
		60ns	-	170	
I_{CC2}	Standby Current (TTL interface) Power Supply Standby Current ($RAS, CAS = V_{IH}, D_{OUT} = High-Z$)	-	2	mA	
I_{CC3}	$\overline{RAS}$ -Only Refresh Current ($t_{RC} = t_{RC \min}$)	50ns	-	190	mA 2
		60ns	-	170	
I_{CC4}	Extended Data Out page Mode Current ($RAS = V_{IL}, CAS, Address \text{ Cycling: } t_{HPC} = t_{HPC \min}$)	50ns	-	110	mA 1,3
		60ns	-	100	
I_{CC5}	CMOS interface ($RAS, \overline{CAS} \geq V_{CC} - 0.2V, D_{OUT} = High-Z$)	-	0.5	mA	
	Standby Current(L_Version)	-	300	uA	4
I_{CC6}	$\overline{CAS}$ -before- $\overline{RAS}$ Refresh Current ($t_{RC} = t_{RC \min}$)	50ns	-	160	mA
		60ns	-	140	
I_{CC7}	Battery Back Up Operating Current(Standby with CBR) ($t_{RC}=31.25\mu s, t_{RAS}=300ns, D_{out}=High-Z$)	-	500	uA	4, 5
I_{CC8}	Standby Current (CMOS) Power Supply Standby Current $RAS = V_{IH}, CAS = V_{IL}, D_{OUT} = Enable$	-	5	mA	1
I_{CC9}	Self Refresh Current ($RAS, \overline{CAS} \leq 0.2V, D_{out}=High-Z$)	-	400	uA	5
$I_{I(L)}$	Input Leakage Current, Any Input ($0V \leq V_{IN} \leq V_{CC}$)	-5	5	uA	
$I_{O(L)}$	Output Leakage Current (D_{OUT} is Disabled, $0V \leq V_{OUT} \leq V_{CC}$)	-5	5	uA	

- Note: 1. I_{CC} depends on output load condition when the device is selected. $I_{CC(max)}$ is specified at the output open condition.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Measured with one sequential address change per EDO cycle, t_{HPC} .
 4. $V_{IH} \geq V_{CC} - 0.2V$, $0V \leq V_{IL} \leq 0.2V$
 5. L-Version

Capacitance ($V_{CC} = 3.3V \pm 10\%$, $T_A = 25^\circ C$)

Symbol	Parameter	Typ	Max	Unit	Note
C _{I1}	Input Capacitance (Address)	-	5	§Ü	1
C _{I2}	Input Capacitance (Clocks)	-	7	§Ü	1
C _{I/O}	Output Capacitance (Data-in,Data-Out)	-	7	§Ü	1, 2

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{RAS}$, $\overline{CAS} = V_{IH}$ to disable DOUT.

AC Characteristics ($V_{CC} = 3.3V \pm 10\%$, $T_A = 0 \sim 70^\circ C$, Notes 1, 2,19)

Test Conditions

Input rise and fall times : 2ns

Output timing reference levels : $V_{OL}/V_{OH} = 0.8/2.0V$

Input level : $V_{IL}/V_{IH} = 0.0/3.0V$

Output load : 1 TTL gate+C_L (100pF)

Input timing reference levels : $V_{IL}/V_{IH} = 0.8/2.0V$

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	GM71V(S)65403A/AL-5		GM71V(S)65403A/AL-6		Unit	Notes
		Min	Max	Min	Max		
t _{RC}	Random Read or Write Cycle Time	84	-	104	-	§À	
t _{RP}	$\overline{RAS}$ Precharge Time	30	-	40	-	§À	
t _{CP}	$\overline{CAS}$ Precharge Time	8	-	10	-	§À	
t _{RAS}	$\overline{RAS}$ Pulse Width	50	10000	60	10000	§À	
t _{CAS}	$\overline{CAS}$ Pulse Width	8	10000	10	10000	§À	
t _{ASR}	Row Address Set-up Time	0	-	0	-	§À	
t _{RAH}	Row Address Hold Time	8	-	10	-	§À	
t _{ASC}	Column Address Set-up Time	0	-	0	-	§À	
t _{CAH}	Column Address Hold Time	8	-	10	-	§À	
t _{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	12	37	14	45	§À	3
t _{RAD}	$\overline{RAS}$ to Column Address Delay Time	10	25	12	30	§À	4
t _{RSH}	$\overline{RAS}$ Hold Time	13	-	17	-	§À	
t _{CSH}	$\overline{CAS}$ Hold Time	35	-	40	-	§À	
t _{CRP}	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	5	-	5	-	§À	
t _{ODD}	$\overline{OE}$ to D _{IN} Delay Time	13	-	15	-	§À	5
t _{DZO}	$\overline{OE}$ Delay Time from D _{IN}	0	-	0	-	§À	6
t _{DZC}	$\overline{CAS}$ Delay Time from D _{IN}	0	-	0	-	§À	6
t _T	TransitionTime (Rise and Fall)	2	50	2	50	§À	7
t _{REF}	Refresh Period	-	64	-	64	§À	4096 cycles
	Refresh Period (L-Version)	-	128	-	128	§À	4096 cycles

Read Cycles

Symbol	Parameter	GM71V(S)65403A/AL-5		GM71V(S)65403A/AL-6		Unit	Notes
		Min	Max	Min	Max		
t_{RAC}	Access Time from $\overline{RAS}$	-	50	-	60	§A	8,9
t_{CAC}	Access Time from $\overline{CAS}$	-	13	-	15	§A	9,10,17
t_{AA}	Access Time from Column Address	-	25	-	30	§A	9,11,17
t_{OAC}	Access Time from $\overline{OE}$	-	13	-	15	§A	9
t_{RCS}	Read Command Set-up Time	0	-	0	-	§A	
t_{RCH}	Read Command Hold Time to $\overline{CAS}$	0	-	0	-	§A	12
t_{RRH}	Read Command Hold Time to $\overline{RAS}$	0	-	0	-	§A	12
t_{RAL}	Column Address to $\overline{RAS}$ Lead Time	25	-	30	-	§A	
t_{CAL}	Column Address to $\overline{CAS}$ Lead Time	15	-	18	-	§A	
t_{OFF}	Output Buffer Turn-off Delay Time from $\overline{CAS}$	-	13	-	15	§A	13,21
t_{OEZ}	Output Buffer Turn-off Delay Time from $\overline{OE}$	-	13	-	15	§A	13
t_{CDD}	$\overline{CAS}$ to D_{IN} Delay Time	13	-	15	-	§A	5
t_{RDD}	$\overline{RAS}$ to D_{IN} Delay Time	13	-	15	-	§A	
t_{WDD}	$\overline{WE}$ to D_{IN} Delay Time	13	-	15	-	§A	
t_{OFR}	Output Buffer Turn-off Delay Time from $\overline{RAS}$	-	13	-	15	§A	13,21
t_{WEZ}	Output Buffer Turn-off Delay Time from $\overline{WE}$	-	13	-	15	§A	13
t_{OH}	Output Data Hold Time	3	-	3	-	§A	21
t_{OHR}	Output Data Hold Time from $\overline{RAS}$	3	-	3	-	§A	21
t_{RCHR}	Read Command Hold Time from $\overline{RAS}$	50	-	60	-	§A	
t_{OHO}	Output data hold time from $\overline{OE}$	3	-	3	-	§A	
t_{CLZ}	$\overline{CAS}$ to Output in Low - Z	0	-	0	-	§A	

Write Cycles

Symbol	Parameter	GM71V(S)65403A/AL-5		GM71V(S)65403A/AL-6		Unit	Notes
		Min	Max	Min	Max		
t _{WCS}	Write Command Set-up Time	0	-	0	-	§À	14
t _{WCH}	Write Command Hold Time	8	-	10	-	§À	
t _{WP}	Write Command Pulse Width	8	-	10	-	§À	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	13	-	17	-	§À	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	8	-	10	-	§À	
t _{DS}	Data-in Set-up Time	0	-	0	-	§À	15
t _{DH}	Data-in Hold Time	8	-	10	-	§À	15

Read-Modify-Write Cycles

Symbol	Parameter	GM71V(S)65403A/AL-5		GM71V(S)65403A/AL-6		Unit	Notes
		Min	Max	Min	Max		
t _{RWC}	Read-Modify-Write Cycle Time	116	-	140	-	§À	
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	67	-	79	-	§À	14
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	30	-	34	-	§À	14
t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	42	-	49	-	§À	14
t _{OE}	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	13	-	15	-	§À	

Refresh Cycles

Symbol	Parameter	GM71V(S)65403A/AL-5		GM71V(S)65403A/AL-6		Unit	Notes
		Min	Max	Min	Max		
t _{CSR}	$\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	5	-	5	-	§À	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	8	-	10	-	§À	
t _{WRP}	$\overline{\text{WE}}$ setup time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	0	-	0	-	§À	
t _{WRH}	$\overline{\text{WE}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	8	-	10	-	§À	
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	5	-	5	-	§À	

Extended Data Out Mode Cycles

Symbol	Parameter	GM71V(S)65403A/AL-5		GM71V(S)65403A/AL-6		Unit	Notes
		Min	Max	Min	Max		
t _{HPC}	EDO Page Mode Cycle Time	20	-	25	-	§A	20
t _{WPE}	Write pulse width during $\overline{\text{CAS}}$ Precharge	8	-	10	-	§A	
t _{RASP}	EDO Mode $\overline{\text{RAS}}$ Pulse Width	-	100000	-	100000	§A	16
t _{ACP}	Access Time from $\overline{\text{CAS}}$ Precharge	-	28	-	35	§A	9,17
t _{RHCP}	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	28	-	35	-	§A	
t _{COL}	$\overline{\text{CAS}}$ Hold Time Referred $\overline{\text{OE}}$	8	-	10	-	§A	
t _{COP}	$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ set-up Time	5	-	5	-	§A	
t _{RCHP}	Read Command Hold Time from $\overline{\text{CAS}}$ Precharge	28	-	35	-	§A	
t _{DOH}	Output Data Hold Time from $\overline{\text{CAS}}$ Low	3	-	3	-	§A	9,22
t _{OE}	$\overline{\text{OE}}$ Precharge Time	8	-	10	-	§A	

EDO Page Mode Read-Modify-Write cycle

Symbol	Parameter	GM71V(S)65403A/AL-5		GM71V(S)65403A/AL-6		Unit	Notes
		Min	Max	Min	Max		
t _{HPRWC}	EDO Read-Modify-Write Cycle Time	57	-	68	-	§A	
t _{CPW}	EDO Page Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	45	-	54	-	§A	14

Self Refresh Cycles (L_Version)

Symbol	Parameter	GM71V(S)65403A/AL-5		GM71V(S)65403A/AL-6		Unit	Notes
		Min	Max	Min	Max		
t _{RASS}	$\overline{\text{RAS}}$ Pulse Width(Self-Refresh)	100	-	100	-	us	26
t _{RPS}	$\overline{\text{RAS}}$ Precharge Time(Self-Refresh)	90	-	110	-	§A	26
t _{CHS}	$\overline{\text{CAS}}$ Hold Time(Self-Refresh)	-50	-	-50	-	§A	

Notes:

1. AC measurements assume $t_r = 2\text{ }\mu\text{s}$
2. AC initial pause of $200\text{ }\mu\text{s}$ is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ -before-RAS refresh)
3. Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only: if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
4. Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RAD}}(\text{max})$ is specified as a reference point only: if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
5. Either t_{OED} or t_{CDD} must be satisfied.
6. Either t_{DZO} or t_{DZC} must be satisfied.
7. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$.
8. Assumes that $t_{\text{RCD}}; \hat{t}_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}}; \hat{t}_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
10. Assumes that $t_{\text{RCD}}; \hat{t}_{\text{RCD}}(\text{max})$ and $t_{\text{RCD}} + t_{\text{CAC}}(\text{max}); \hat{t}_{\text{RAD}} + t_{\text{AA}}(\text{max})$.
11. Assumes that $t_{\text{RAD}}; \hat{t}_{\text{RAD}}(\text{max})$ and $t_{\text{RCD}} + t_{\text{CAC}}(\text{max}); \hat{t}_{\text{RAD}} + t_{\text{AA}}(\text{max})$.
12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
13. $t_{\text{OFF}}(\text{max})$, $t_{\text{OEZ}}(\text{max})$, $t_{\text{OFR}}(\text{max})$ and $t_{\text{WEZ}}(\text{max})$ define the time at which the outputs achieve the open circuit condition and is not referenced to output voltage levels.
14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} , and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{\text{WCS}}; \hat{t}_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle: if $t_{\text{RWD}}; \hat{t}_{\text{RWD}}(\text{min})$, $t_{\text{CWD}}; \hat{t}_{\text{CWD}}(\text{min})$, $t_{\text{AWD}}; \hat{t}_{\text{AWD}}(\text{min})$ and $t_{\text{CPW}}; \hat{t}_{\text{CPW}}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell: if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
15. t_{DS} and t_{DH} are referred to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
16. $t_{\text{RAS}}(\text{max})$ defines $\overline{\text{RAS}}$ pulse width in extended data out mode cycles.
17. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
18. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
19. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large $V_{\text{CC}}/V_{\text{SS}}$ line noise, which causes to degrade $V_{\text{IH min}}/V_{\text{IL max}}$ level.

20. $t_{HPC}(\min)$ can be achieved during a series of EDO mode early write cycles or EDO mode read cycles. If both write and read operation are mixed in a EDO mode, $\overline{RAS}$ cycle { EDO mode mix cycle (1),(2) } minimum value of $\overline{CAS}$ cycle $t_{HPC}(t_{CAS} + t_{CP} + 2t_T)$ becomes greater than the specified $t_{HPC}(\min)$ value. The value of CAS cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
21. Data output turns off and becomes high impedance from later rising edge of $\overline{RAS}$ and $\overline{CAS}$. Hold time and turn off time are specified by the timing specifications of later rising edge of $\overline{RAS}$ and $\overline{CAS}$ between t_{OHR} and t_{OH} , and between t_{OFR} and t_{OFF} .
22. t_{DOH} defines the time at which the output level go cross. $V_{OL}=0.8V$, $V_{OH}=2.0V$ of output timing reference level.
23. Before and after self refresh mode, execute CBR refresh to all refresh addresses in or within 64 μs period on the condition a and b below.
 - a. Enter self refresh mode within 15.6 μs after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.
 - b. Start burst refresh or distributed refresh at equal interval to all refresh addressed within 15.6 μs after exiting from self refresh mode.
24. In case of entering from $\overline{RAS}$ -only-refresh, it is necessary to execute CBR refresh before and after self refresh mode according as note 23.
25. For L_Version, it is available to apply each 128 μs and 31.2 μs instead of 64 μs and 15.6 μs at note 23.
26. At $t_{RASS} \leq 100 \mu s$, self refresh mode is activated, and not active at $t_{RASS} \geq 10 \mu s$. It is undefined within the range of $10 \mu s \leq t_{RASS} \leq 100 \mu s$. for $t_{RASS} \geq 10 \mu s$, it is necessary to satisfy t_{RPS} .
27. XXX: H or L (H : $V_{IH}(\min) < V_{IN} < V_{IH}(\max)$, L: $V_{IH}(\min) < V_{IN} < V_{IH}(\max)$)
 //Invalid Dout
 When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .

Timing Waveforms




FIGURE 1. READ CYCLE




FIGURE 2. EARLY WRITE CYCLE




FIGURE 3. DELAYED WRITE CYCLE^{*18}




FIGURE 4. READ MODIFY WRITE CYCLE^{*18}




FIGURE 5. RAS ONLY REFRESH CYCLE




FIGURE 6. CAS BEFORE RAS REFRESH CYCLE




FIGURE 7. HIDDEN REFRESH CYCLE




FIGURE 10. EXTENDED DATA OUT MODE EARLY WRITE CYCLE




FIGURE 11. EXTENDED DATA OUT MODE DELAYED WRITE CYCLE^{*18}




FIGURE 12. EXTENDED DATA OUT MODE READ MODIFY WRITE CYCLE^{*18}




FIGURE 13. EXTENDED DATA OUT MODE MIX CYCLE (1) *20




FIGURE 14. EXTENDED DATA OUT MODE MIX CYCLE (2) ^{*20}





FIGURE 15. SELF REFRESH CYCLE ^{*23, 24, 25, 26}

SOJ 32 pin PKG Dimension



TSOP11 32 PIN Package Dimension

