

- Quartz Frequency Stability
- Excellent Jitter and Symmetry Performance
- Rugged, Hermetic Metal DIP Case

The HC1349 digital clock is designed for use with high speed CPUs operating at 110, 137.5, 183.3333 or 275 MHz. The 550 MHz fundamental oscillation mode, made possible by surface acoustic wave (SAW) technology, provides low jitter, compact size, and low power consumption. The differential outputs are capable of driving CMOS, 100K ECL, ECLinPS™ and other logic families.

## ABSOLUTE MAXIMUM RATINGS

	Rating	Value	Units
Power Supply Voltage (	Pin 1 to Case Ground)	0 to +8	VDC
Input Voltage (ENABLE, Pin 14)		0 to V <sub>cc</sub>	VDC
Output Current (CLOCK	50	mA	
Case Temperature	Powered	0 to +70	°C
	Storage	-40 to +85	

## 550.0 MHz **Digital Clock**

**HC1349** 



DIP14S-8 Case (pin-out B)

## **ELECTRICAL CHARACTERISTICS**

Chara	acteristic	Sym	Notes	Minimum	Typical	Maximum	Units
Output Frequency	Absolute Frequency	Fo	1	549.890		550.110	MHz
	Relative to 550.000 MHz	ΔFo				±200	ppm
Output (Enabled)	Output HIGH Voltage	V <sub>OH</sub>	2	+3.98		+4.28	V
	Output LOW Voltage	VOL		+3.05		+3.39	V
	Rise or Fall Time (20-80%)	t, or ti		_	290	<u> </u>	ps
	Symmetry		3	45		55	%
	Period or Delay Jitter (rms)		4		1		ps
Output (Disabled)	Amplitude		5		70	150	mV <sub>P-P</sub>
ENABLE Characteristics	Input HIGH Voltage	VIH	2,5	+3.83	_	+4.28	v
	Input LOW Voltage	VIL		+3.05	_	+3.53	v
	Input HIGH Current	l <sub>IH</sub>				150	μA
	Input LOW Current	l <sub>IL</sub>		0.5	_	_	μA
	Propagation Delay	t <sub>pd</sub>	6			20	ns
DC Power Supply	Operating Voltage	V <sub>cc</sub>	1,2	+4.75	+5	+5.25	VDC
	Operating Current	lcc			85	110	mA
Operating Ambient Temperature		TA	1	0		+70	°C
Lid Symbolization (YY = ye	ear, WW = week number)			RFM HC134	9 550 MHz Y	rww	

1. Unless noted otherwise, all specifications apply with CLOCK and CLOCK terminated in 50 Ω to +3.0 VDC per the specified test fixture for any combination of V<sub>CC</sub> and T<sub>A</sub> within the specified operating ranges.

Input/output voltage limits apply only for V<sub>CC</sub> = 5.00 ±0.01 VDC. Additional V<sub>CC</sub> variation (within specification) must be added to these limits. 2. З.

Symmetry is defined as the pulse width (in percent of total period) measured at the 50% points of CLOCK and CLOCK. Applies to delay jitter between CLOCK and CLOCK after 20 cycles and to period jitter of CLOCK or CLOCK. Measurements are made with 4. the Tektronix CSA803 communications signal analyzer with at least 1000 samples. Jitter induced by electrical noise on the Vcc input or mechanical vibration is not included. Dedicated external voltage regulation and careful PCB layout are recommended for minimum jitter. 5. The output is disabled (with CLOCK at logic HIGH) for ENABLE at logic HIGH and enabled for ENABLE at logic LOW or unterminated. 6. Propagation delay is defined as the time from the 50% point of ENABLE to the 50% point of the leading edge of the first pulse or the trailing

8-40

edge of the last pulse. The minimum width of the first or last pulse is not specified.

7. The design, manufacturing process, and specifications of this device are subject to change without notice.

One or more of the following U. S. patents apply: 4,616,197, 4,670,681, and 4,760,352.

ECLINPS<sup>TM</sup> is a trademark of Motorola, Inc. RFM® is a registered trademark of RF Monolithics, Inc.
CAUTION: ELECTROSTATIC SENSITIVE DEVICE. Observe precautions for handling.



HC1349.CHP-A-01-101194AC #HC5VBACK.CHP @1994 RF Monolithics, Inc.

	0000529	975	
7444828	1000351	11.0	

1995 Data Book