



Integrated Device Technology, Inc.

CMOS STATIC RAM 32K x 16-BIT

PRELIMINARY
IDT71008

FEATURES:

- 32K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
 - Commercial: 10/12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Available in 44-pin Plastic SOJ package and 44-pin TSOP package


DESCRIPTION:

The IDT71008 is a 524,288-bit high-speed Static RAM organized as 32K x 16. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71008 has an output enable pin which operates as fast as 5ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71008 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71008 is packaged in a JEDEC standard 44-pin Plastic SOJ and 44-pin TSOP Type II.

FUNCTIONAL BLOCK DIAGRAM



3629 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1996

©1996 Integrated Device Technology, Inc.

DSC-3629/2


8.1

1

4825771 0023833 241

8

PIN CONFIGURATIONS



**SOJ/TSOP
TOP VIEW**

PIN DESCRIPTIONS

A0 – A14	Address Inputs	Input
\overline{CS}	Chip Select	Input
\overline{WE}	Write Enable	Input
\overline{OE}	Output Enable	Input
BHE	High Byte Enable	Input
\overline{BLE}	Low Byte Enable	Input
I/O ₀ - I/O ₁₅	Data Input/Output	I/O
Vcc	5.0V Power	Pwr
Vss	Ground	Gnd

3629 tbl 01

TRUTH TABLE⁽¹⁾

\overline{CS}	\overline{OE}	\overline{WE}	\overline{BLE}	BHE	I/O ₀ -I/O ₇	I/O ₈ -I/O ₁₅	Function
H	X	X	X	X	High-Z	High-Z	Deselected - Standby
L	L	H	L	H	DATAout	High-Z	Low Byte Read
L	L	H	H	L	High-Z	DATAout	High Byte Read
L	L	H	L	L	DATAout	DATAout	Word Read
L	X	L	L	L	DATAin	DATAin	Word Write
L	X	L	L	H	DATAin	High-Z	Low Byte Write
L	X	L	H	L	High-Z	DATAin	High Byte Write
L	H	H	X	X	High-Z	High-Z	Outputs Disabled
L	X	X	H	H	High-Z	High-Z	Outputs Disabled

NOTE:

1.H = V_H, L = V_L, X = Don't care.

3629 tbl 02



RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	V _{CC} +0.5	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 3629 tbi 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

NOTES: 3629 tbi 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.5V.

CAPACITANCE

(TA = +25°C, f = 1.0MHz, TSOP Type II package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	6	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	7	pF

NOTE: 3629 tbi 05

- This parameter is guaranteed by device characterization, but not production tested.

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 5.0V ± 10%, Commercial Temperature Range

Symbol	Parameter	Test Condition	IDT71008		Unit
			Min.	Max.	
I _{LI}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	—	5	μA
I _{LO}	Output Leakage Current	V _{CC} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{CC}	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{CC} = Min.	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.	2.4	—	V

3629 tbi 06



DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(V_{CC} = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC}-0.2V)

Symbol	Parameter	71008S10		71008S12		71008S15		71008S20		Unit
		Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC}	Dynamic Operating Current $\overline{CS} \leq V_{IL}$, Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽²⁾	220	—	200	—	180	—	170	—	mA
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽²⁾	55	—	50	—	45	—	40	—	mA
I _{SB1}	Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, Outputs Open, V _{CC} = Max., f = 0 ⁽²⁾ V _{IN} ≤ V _{LC} or V _{IN} ≥ V _{HC}	10	—	10	—	10	—	10	—	mA

NOTES:

- All values are maximum guaranteed values.
- f_{MAX} = 1/trc (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.

3629 tbi 07




AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3


3629 tbl 07

AC TEST LOADS



3629 drw 03


Figure 1. AC Test Load



3629 drw 04

Figure 2. AC Test Load
 (for tOLZ, tOLZ, tCHZ, tOHZ, tOW, and tWHZ)

*Including jig and scope capacitance.



3629 drw 05

Figure 3. Output Capacitive Derating

AC ELECTRICAL CHARACTERISTICS (VCC = 5.0V ± 10%, Commercial Temperature Range)


Symbol	Parameter	71008S10		71008S12		71008S15		71008S20		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
tRC	Read Cycle Time	10	—	12	—	15	—	20	—	ns
tAA	Address Access Time	—	10	—	12	—	15	—	20	ns
tACS	Chip Select Access Time	—	10	—	12	—	15	—	20	ns
tCLZ ⁽¹⁾	Chip Select Low to Output in Low-Z	3	—	3	—	3	—	3	—	ns
tCHZ ⁽¹⁾	Chip Select High to Output in High-Z	—	5	—	6	—	8	—	9	ns
tOE	Output Enable Low to Output Valid	—	5	—	6	—	8	—	9	ns
tOLZ ⁽¹⁾	Output Enable Low to Output in Low-Z	0	—	0	—	0	—	0	—	ns
tOHZ ⁽¹⁾	Output Enable High to Output in High-Z	—	5	—	3	—	5	—	9	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
tBE	Byte Enable Low to Output Valid	—	5	—	6	—	8	—	9	ns
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	0	—	0	—	0	—	0	—	ns
tBHZ ⁽¹⁾	Byte Enable High to Output in High-Z	—	5	—	6	—	8	—	9	ns
Write Cycle										
tWC	Write Cycle Time	10	—	12	—	15	—	20	—	ns
tAW	Address Valid to End of Write	7	—	8	—	10	—	12	—	ns
tCW	Chip Select Low to End of Write	7	—	8	—	10	—	12	—	ns
tBW	Byte Enable Low to End of Write	7	—	8	—	10	—	12	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWR	Address Hold from End of Write	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	7	—	8	—	10	—	12	—	ns
tDW	Data Valid to End of Write	6	—	7	—	8	—	10	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns
tOW ⁽¹⁾	Write Enable High to Output in Low-Z	1	—	1	—	1	—	1	—	ns
tWHZ ⁽¹⁾	Write Enable Low to Output in High-Z	—	5	—	6	—	8	—	9	ns

NOTE:
1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

3629 tcl 08

8


TIMING WAVEFORM OF READ CYCLE NO. 1^(1,2,3)



3629 drw 06

- NOTES:**
1. WE is HIGH for Read Cycle.
 2. Device is continuously selected, CS is LOW.
 3. OE, BHE, and BLE are LOW.

TIMING WAVEFORM OF READ CYCLE NO. 2⁽¹⁾




3629 drw 07

NOTES:

1. WE is HIGH for Read Cycle.
2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tAA is the limiting parameter.
3. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)^(1,2,3,5)




3629 drw 08


NOTES:

1. WE, BHE and BLE, or CS must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
3. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, tWP must be greater than or equal to tWHZ + tOW to allow the I/O drivers to turn off and data to be placed on the bus for the required tw. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified tWP.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1,2,5)




TIMING WAVEFORM OF WRITE CYCLE NO. 3 (\overline{BHE} , \overline{BLE} CONTROLLED TIMING)^(1,2,5)



NOTES:

1. \overline{WE} , \overline{BHE} and \overline{BLE} , or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
3. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, t_{WP} must be greater than or equal to $t_{WHZ} + t_{ow}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{ow} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified t_{WP} .
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} LOW or \overline{BHE} and \overline{BLE} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state.

ORDERING INFORMATION



3629 dnw 11