



4-BIT MAGNITUDE COMPARATOR

The HEF4585B is a 4-bit magnitude comparator which compares two 4-bit words (A and B), whether they are 'less than', 'equal to', or 'greater than'. Each word has four parallel inputs (A_0 to A_3 and B_0 to B_3); A_3 and B_3 being the most significant inputs. Three outputs are provided; A greater than B ($O_{A > B}$), A less than B ($O_{A < B}$) and A equal to B ($O_{A = B}$). Three expander inputs ($I_{A > B}$, $I_{A < B}$ and $I_{A = B}$) allow cascading of the devices without external gates.

For proper compare operation the expander inputs to the least significant position must be connected as follows: $I_{A = B} = I_{A > B} = \text{HIGH}$, $I_{A < B} = \text{LOW}$. For words greater than 4-bits, units can be cascaded by connecting outputs $O_{A < B}$ and $O_{A = B}$ to the corresponding inputs of the next significant comparator (input $I_{A > B}$ is connected to a HIGH).

Operation is not restricted to binary codes, the devices will work with any monotonic code. The function table describes the operation of the device under all possible logic conditions.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4585BP : 16-lead DIL; plastic (SOT-38Z).
 HEF4585BD: 16-lead DIL; ceramic (cerdip) (SOT-74).
 HEF4585BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

PINNING

A_0 to A_3	word A parallel inputs
B_0 to B_3	word B parallel inputs
$I_{A > B}$, $I_{A < B}$, $I_{A = B}$	expander inputs
$O_{A > B}$	A greater than B output
$O_{A < B}$	A less than B output
$O_{A = B}$	A equal to B output

FAMILY DATA

IDD LIMITS category MSI


} see Family Specifications



Products approved to CECC 90 104-087.

May 1983

647



7274596.1

Fig. 3 Logic diagram.

FUNCTION TABLE

comparing inputs				cascading inputs			outputs		
A ₃ , B ₃	A ₂ , B ₂	A ₁ , B ₁	A ₀ , B ₀	I _{A > B}	I _{A < B}	I _{A = B}	O _{A > B}	O _{A < B}	O _{A = B}
A ₃ > B ₃	X	X	X	H	X	X	H	L	L
A ₃ < B ₃	X	X	X	X	X	X	L	H	L
A ₃ = B ₃	A ₂ > B ₂	X	X	H	X	X	H	L	L
A ₃ = B ₃	A ₂ < B ₂	X	X	X	X	X	L	H	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ > B ₁	X	H	X	X	H	L	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ < B ₁	X	X	X	X	L	H	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ > B ₀	H	X	X	H	L	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ < B ₀	X	X	X	L	H	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	X	L	H	L	L	H
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	H	L	L	H	L	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	X	H	H	L	H	H
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	L	L	L	L	L	L

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a serial expansion scheme.

The lower 2 lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

A.C. CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times ≤ 20 ns

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays A _n , B _n → O _n HIGH to LOW	5	t _{PHL}	160	320	ns	133 ns + (0,55 ns/pF) C _L
	10		65	130	ns	54 ns + (0,23 ns/pF) C _L
	15		45	90	ns	37 ns + (0,16 ns/pF) C _L
	5	t _{PLH}	150	300	ns	123 ns + (0,55 ns/pF) C _L
	10		60	120	ns	49 ns + (0,23 ns/pF) C _L
	15		45	90	ns	37 ns + (0,16 ns/pF) C _L
	5	t _{PHL}	110	220	ns	83 ns + (0,55 ns/pF) C _L
	10		45	90	ns	34 ns + (0,23 ns/pF) C _L
	15		30	60	ns	22 ns + (0,16 ns/pF) C _L
	5	t _{PLH}	120	240	ns	93 ns + (0,55 ns/pF) C _L
	10		50	100	ns	39 ns + (0,23 ns/pF) C _L
	15		35	70	ns	27 ns + (0,16 ns/pF) C _L
Output transition times	5	t _{THL}	60	120	ns	10 ns + (1,0 ns/pF) C _L
	10		30	60	ns	9 ns + (0,42 ns/pF) C _L
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L
	5	t _{TLH}	60	120	ns	10 ns + (1,0 ns/pF) C _L
	10		30	60	ns	9 ns + (0,42 ns/pF) C _L
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L

	V _{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	1250 f _i + Σ(f _o C _L) × V _{DD} ² 5500 f _i + Σ(f _o C _L) × V _{DD} ² 15 000 f _i + Σ(f _o C _L) × V _{DD} ²	f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = load capacitance (pF) Σ(f _o C _L) = sum of outputs V _{DD} = supply voltage (V)

APPLICATION INFORMATION

Some examples of applications for the HEF4585B are:

- Process controllers.
- Servo-motor control.




Fig. 4 Example of cascading comparators.