

# P54/74FCT841A/B – (P54/74PCT841A/B) P54/74FCT843A/B – (P54/74PCT843A/B) BUS INTERFACE LATCHES

## FEATURES

- Function, Pinout and Drive Compatible with the FCT, F and AM29841/843 Logic
- FCT-A speed at 9.0ns max. (Com'l)  
FCT-B speed at 6.5ns max. (Com'l)
- CMOS  $V_{OH}$  Levels for Low Power Consumption  
— Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 48 mA Sink Current (Com'l), 32 mA (MII)  
15 mA Source Current (Com'l), 12 mA (Mil)
- Buffered Common Clear and Preset Input
- High Speed Parallel Latches
- Buffered Common Latch Enable Input
- Manufactured in 0.8 micron PACE Technology™

## DESCRIPTION


The 'FCT840 series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The 'FCT841 is a buffered 10-bit wide version of the 'FCT373 function. The 'FCT843 is a 9-bit wide buffered latch with Preset (PRE) and Clear (CLR) controls making it ideal for parity bus interfacing in high-performance systems.

The 'FCT800 high performance interface family is designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

The 'FCT840 interface family are manufactured using PACE Technology which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths giving 400 picosecond loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.

\* For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V.

## FUNCTIONAL BLOCK DIAGRAM






Means Quality, Service and Speed

©1992 Performance Semiconductor Corporation

4/22/92 - 4

LOGIC SYMBOLS




## 'FCT841 (10-Bit Latch)

PIN CONFIGURATIONSDIP (D4,P4)  
SOIC (S4)

LCC (L5-1)

1564 02

## 'FCT843 (9-Bit Latch)

DIP (D4,P4)  
SOIC (S4)

LCC (L5-1)

1564 03

**PIN DESCRIPTION**

Name	I/O	Description
CLR	I	When CLR is low, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch.
D <sub>1</sub>	I	The latch data inputs.
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Y <sub>1</sub>	O	The three-state latch outputs.
OE	I	The output enable control. When OE is LOW, the outputs are enabled. When OE is HIGH, the outputs Y <sub>1</sub> are in the high-impedance (off) state.
PRE	I	Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW. Preset overrides CLR.

1564 Tbl 01

**FUNCTION TABLES<sup>§</sup>**

'FCT841/843

Inputs					Internal	Outputs	Function
CLR	PRE	OE	LE	D <sub>1</sub>	O <sub>1</sub>	Y <sub>1</sub>	
H	H	H	X	X	X	Z	High Z
H	H	H	H	L	L	Z	High Z
H	H	H	H	H	H	Z	High Z
H	H	H	L	X	NC	Z	Latched (High Z)
H	H	L	H	L	L	L	Transparent
H	H	L	H	H	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Latched (High Z)
H	L	H	L	X	H	Z	Latched (High Z)

§ H = HIGH, L = LOW, X = Don't care, NC = No Change, Z = High Impedance.

1564 Tbl 02

**ABSOLUTE MAXIMUM RATINGS<sup>(1,2)</sup>**

Symbol	Parameter	Value	Unit
$T_{STG}$	Storage Temperature	-65 to +150	°C
$T_A$	Ambient Temperature Under Bias	-65 to +135	°C
$V_{CC}$	$V_{CC}$ Potential to Ground	-0.5 to +7.0	V
$I_{IN}$	Input Current	-30 to +5.0	mA

Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature-range.

1564 Tbl 05

Symbol	Parameter	Value	Unit
$I_{OUT}$	Current Applied to Output	120	mA
$V_{IN}$	Input Voltage	-0.5 to $V_{CC}$ + 0.5	V
$V_{OUT}$	Voltage Applied to Output	-0.5 to $V_{CC}$ + 0.5	V

1564 Tbl 04

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.

1564 Tbl 04

**RECOMMENDED OPERATING CONDITIONS**

Free Air Ambient Temperature	Min	Max
Military Commercial	-55°C 0°C	+125°C +70°C

1564 Tbl 05

Supply Voltage ( $V_{CC}$ )	Min	Max
Military Commercial	+4.5V +4.75V	+5.5V +5.25V

1564 Tbl 06

**DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)**

Symbol	Parameter		Min	Typ <sup>1</sup>	Max	Units	$V_{CC}$	Conditions
$V_{IH}$	Input HIGH Voltage		2.0			V		
$V_{IL}$	Input LOW Voltage				0.8	V		
$V_H$	Hysteresis			0.35		V		All inputs
$V_{CD}$	Input Clamp Diode Voltage			-0.7	-1.2	V	MIN	$I_{IN} = -18\text{mA}$
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3\text{V}$ , $V_{IN} = 0.2\text{V}$ , or $V_{CC} - 0.2\text{V}$	$V_{CC} - 0.2$	$V_{CC}$		V		$I_{OH} = -32\mu\text{A}$
		Military/Commercial (CMOS)	$V_{CC} - 0.2$	$V_{CC}$		V	MIN	$I_{OH} = -300\mu\text{A}$
		Military (TTL) Commercial (TTL)	2.4	4.3		V	MIN	$I_{OH} = -12\text{mA}$
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3\text{V}$ , $V_{IN} = 0.2\text{V}$ , or $V_{CC} - 0.2\text{V}$		GND	0.2	V		$I_{OL} = 300\mu\text{A}$
		Military/Commercial (CMOS)		GND	0.2	V	MIN	$I_{OL} = 300\mu\text{A}$
		Military (TTL) Commercial (TTL)		0.3	0.5	V	MIN	$I_{OL} = 32\text{mA}$
		Commercial (TTL)		0.3	0.5	V	MIN	$I_{OL} = 48\text{mA}$
		Commercial (TTL)		0.3	0.5	V	MIN	$I_{OL} = 64\text{mA}$
$I_{IH}$	Input HIGH Current				5	$\mu\text{A}$	MAX	$V_{IN} = V_{CC}$
$I_{IL}$	Input LOW Current				-5	$\mu\text{A}$	MAX	$V_{IN} = \text{GND}$
$I_{IH}$	Input HIGH Current <sup>3</sup>				5	$\mu\text{A}$	MAX	$V_{IN} = 2.7\text{V}$
$I_{IL}$	Input LOW Current <sup>3</sup>				-5	$\mu\text{A}$	MAX	$V_{IN} = 0.5\text{V}$
$I_{OZH}$	Off State $I_{OUT}$ HIGH-Level Output Current				10	$\mu\text{A}$	MAX	$V_{OUT} = V_{CC}$
$I_{OZL}$	Off State $I_{OUT}$ LOW-Level Output Current				-10	$\mu\text{A}$	MAX	$V_{OUT} = \text{GND}$
$I_{OZH}$	Off State $I_{OUT}$ HIGH-Level Output Current <sup>3</sup>				10	$\mu\text{A}$	MAX	$V_{OUT} = 2.7\text{V}$
$I_{OZL}$	Off State $I_{OUT}$ LOW-Level Output Current <sup>3</sup>				-10	$\mu\text{A}$	MAX	$V_{OUT} = 0.5\text{V}$
$I_{OS}$	Output Short Circuit Current <sup>2</sup>		-75	-120	-225	mA	MAX	$V_{OUT} = 0.0\text{V}$
$C_{IN}$	Input Capacitance <sup>3</sup>			5	10	pF	MAX	All inputs
$C_{OUT}$	Output Capacitance <sup>3</sup>			9	12	pF	MAX	All outputs

1564 Tbl 07

Notes:

1. Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = +25^\circ\text{C}$  ambient.  
 2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

3. This parameter is guaranteed but not tested.

**DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions
I <sub>cc</sub>	Quiescent Power Supply Current (CMOS inputs)	.003	0.3	mA	V <sub>cc</sub> = MAX, V <sub>IN</sub> ≤ 0.2V or f <sub>1</sub> = 0, Outputs Open
ΔI <sub>cc</sub>	Quiescent Power Supply Current (TTL inputs)		2.0	mA	V <sub>cc</sub> = MAX, V <sub>IN</sub> = 3.4V <sup>2</sup> , f = 0, Outputs Open
I <sub>c</sub>	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/mHz	V <sub>cc</sub> = MAX, One Input Toggling, 50% Duty Cycle, Outputs Open, OE = GND, LE = V <sub>cc</sub> , V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>cc</sub> - 0.2V
		1.7	4.0	mA	V <sub>cc</sub> = MAX, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> = 10MHz, OE = GND, LE = V <sub>cc</sub> , V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>cc</sub> - 0.2V
		2.0	5.0	mA	V <sub>cc</sub> = MAX, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> = 10mHz, OE = GND, LE = V <sub>cc</sub> , V <sub>IN</sub> = 3.4V or V <sub>IN</sub> = GND
		3.2	6.5 <sup>4</sup>	mA	V <sub>cc</sub> = MAX, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> = 2.5MHz, OE = GND, LE = V <sub>cc</sub> , V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>cc</sub> - 0.2V
		5.2	14.5 <sup>4</sup>	mA	V <sub>cc</sub> = MAX, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> = 2.5MHz, OE = GND, LE = V <sub>cc</sub> , V <sub>IN</sub> = 3.4V or V <sub>IN</sub> = GND
					1564 Tbl 08

**Notes:**

1. Typical values are at V<sub>cc</sub> = 3.3V, +25°C ambient.
2. Per TTL driven input (V<sub>IN</sub> = 2.7V); all other inputs at V<sub>cc</sub> or GND.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
4. Values for these conditions are examples of the I<sub>cc</sub> formula. These limits are guaranteed but not tested.
5. I<sub>c</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
I<sub>c</sub> = I<sub>cc</sub> + ΔI<sub>cc</sub>D<sub>H</sub>N<sub>T</sub> + I<sub>CCD</sub>(f<sub>1</sub>/2 + f<sub>1</sub>N<sub>I</sub>)  
I<sub>cc</sub> = Quiescent Current with CMOS input levels  
ΔI<sub>cc</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 2.7V)

D<sub>H</sub> = Duty Cycle for TTL Inputs High  
N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
f<sub>0</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
f<sub>1</sub> = Input Frequency  
N<sub>I</sub> = Number of Inputs at f<sub>1</sub>  
All currents are in millamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Sym.	Parameter	Test Conditions <sup>1</sup>	'FCT841A/843A				'FCT841B/843B			
			MIL		COM'L		MIL		COM'L	
			Min. <sup>2</sup>	Max.						
$t_{PLH}$ $t_{PHL}$	Propagation Delay D <sub>I</sub> to Y <sub>I</sub> (LE = HIGH)	$C_L = 50\text{pF}$ $R_L = 500\Omega$		10.0		9.0		7.5		6.5
		$C_L = 300\text{pF}^3$ $R_L = 500\Omega$		15.0		13.0		15.0		13.0
$t_{SU}$	Data to LE Set-up Time	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.5		2.5		2.5		2.5	
$t_h$	Data to LE Hold Time	$R_L = 500\Omega$	3.0		2.5		2.5		2.5	
$t_{PLH}$ $t_{PHL}$	Propagation Delay LE to Y <sub>I</sub>	$C_L = 50\text{pF}$ $R_L = 500\Omega$		13.0		12.0		10.5		8.0
		$C_L = 300\text{pF}^3$ $R_L = 500\Omega$		20.0		16.0		18.0		15.5
$t_{PLH}$	Propagation Delay $\overline{\text{PRE}}$ to Y <sub>I</sub>			14.0		12.0		10.0		8.0
$t_{REM}$	Recovery Time $\overline{\text{PRE}}$ to Y <sub>I</sub>			17.0		14.0		13.0		10.0
$t_{PHL}$	Propagation Delay CLR to Y <sub>I</sub>	$C_L = 50\text{pF}$ $R_L = 500\Omega$		14.0		13.0		11.0		10.0
				17.0		14.0		10.0		10.0
$t_w$	LE Pulse Width <sup>3</sup>	HIGH	5.0		4.0		4.0		4.0	
$t_w$	$\overline{\text{PRE}}$ Pulse Width <sup>3</sup>	LOW	7.0		5.0		4.0		4.0	
$t_w$	CLR Pulse Width <sup>3</sup>	LOW	5.0		4.0		4.0		4.0	
$t_{PZH}$ $t_{PZL}$	Output Enable Time $\overline{\text{OE}}$ to Y <sub>I</sub>	$C_L = 50\text{pF}$ $R_L = 500\Omega$		13.0		11.5		8.5		8.0
		$C_L = 300\text{pF}^3$ $R_L = 500\Omega$		25.0		23.0		15.0		14.0
$t_{HZH}$ $t_{HZL}$	Output Disable Time $\overline{\text{OE}}$ to Y <sub>I</sub>	$C_L = 5\text{pF}^3$ $R_L = 500\Omega$		9.0		7.0		6.5		6.0
		$C_L = 50\text{pF}$ $R_L = 500\Omega$		10.0		8.0		7.5		7.0

1564 Tbl 09

## Notes:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameters are guaranteed but not tested.

## ORDERING INFORMATION

<u>PxxFCT</u> Temp. Range	<u>xxxx</u> Device Type	<u>X</u> Package	<u>X</u> Process		
				Blank	Commercial
				M	Military Temperature
				MB	MIL-STD-883, Class B
				P	Plastic DIP
				D	CERDIP
				S	Small Outline IC
				L	Leadless Chip Carrier
				841A	10-Bit Non-inverting Latch
				843A	9-Bit Non-inverting Latch
				841B	8-Bit Non-inverting Latch
				843B	Fast 10-Bit Non-inverting Latch
				74	Commercial
				54	Military

1564 05