

February 1994 Revised March 2005

74LCX245

Low Voltage Bidirectional Transceiver with 5V Tolerant Inputs and Outputs

General Description

The LCX245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V and 3.3V) $V_{\rm CC}$ applications with capability of interfacing to a 5V signal environment. The T/\overline{R} input determines the direction of data flow through the device. The $\overline{\rm OE}$ input disables both the A and B ports by placing them in a high impedance state.

The LCX245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V to 3.6V V_{CC} specifications provided
- \blacksquare 7.0 ns t_{PD} max (V_{CC} = 3.3V), 10 μ A I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA output drive ($V_{CC} = 3.0V$)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V Machine model > 200V

■ Leadless DQFN Pb-Free package

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX245WM (Note 2)	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX245WMX_NL (Note 4)	M20B	Pb-Free 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX245SJ (Note 2)	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX245BQX (Note 3)	MLP020B	Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
74LCX245MSA (Note 2)	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74LCX245MTC (Note 2)	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LCX245MTCX_NL (Note 4)	MTC20	Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Pb-Free package per JEDEC J-STD-020B.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Note 3: DQFN package available in Tape and Reel only.

Note 4: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs

Truth Table


Inputs			
OE	T/R	Outputs	
L		Bus B ₀ – B ₇ Data to Bus A ₀ – A ₇	
L	Н	Bus A ₀ – A ₇ Data to Bus B ₀ – B ₇	
Н	Х	HIGH Z State on $A_0 - A_7$, $B_0 - B_7$ (Note 5)	

- H = HIGH Voltage Level L = LOW Voltage Level


- X = Immaterial
 Z = High Impedance

Note 5: Unused bus terminals during HIGH Z State must be held HIGH or LOW.

Connection Diagrams




Pin Assignment for DQFN



(Top Through View)

Logic Diagram



Absolute Maximum Ratings(Note 6) Symbol Parameter Value Conditions Units -0.5 to +7.0 ٧ Supply Voltage V_{CC} ٧ DC Input Voltage -0.5 to +7.0 V_{I} DC Output Voltage Output in 3-STATE Vo -0.5 to +7.0 ٧ Output in HIGH or LOW State (Note 7) -0.5 to $V_{CC} + 0.5$ DC Input Diode Current -50 V_I < GND mΑ I_{IK} V_O < GND DC Output Diode Current -50 mΑ +50 $V_O > V_{CC}$ DC Output Source/Sink Current ±50 mΑ lο I_{CC} DC Supply Current per Supply Pin ±100 mΑ DC Ground Current per Ground Pin ±100 mΑ I_{GND} Storage Temperature -65 to +150 $\mathsf{T}_{\mathsf{STG}}$

Recommended Operating Conditions (Note 8)

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
V _I	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V \text{ to } 3.6V$		±24	
		$V_{CC} = 2.7V \text{ to } 3.0V$		±12	mA
		$V_{CC} = 2.3V \text{ to } 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V to 2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 6: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 7: I_O Absolute Maximum Rating must be observed.

Note 8: Unused inputs or I/O pins must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

C. mahal	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}C$	to +85°C	Units
Symbol	Parameter	Conditions	(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 to 2.7	1.7		V
			2.7 to 3.6	2.0		_ v
V _{IL}	LOW Level Input Voltage		2.3 to 2.7		0.7	V
			2.7 to 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 to 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		I _{OH} = -12 mA	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		I _{OH} = -24 mA	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 to 3.6		0.2	
		I _{OL} = 8mA	2.3		0.6	V
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
l _l	Input Leakage Current	$0 \leq V_I \leq 5.5V$	2.3 to 3.6		±5.0	μА
l _{oz}	3-STATE I/O Leakage	$0 \leq V_O \leq 5.5V$	2.3 to 3.6		±5.0	μА
		$V_I = V_{IH}$ or V_{IL}	2.3 10 3.6		±5.0	μΑ
I _{OFF}	Power-Off Leakage Current	V _I or V _O = 5.5V	0		10	μА

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	v _{cc}	T _A = -40°C	to +85°C	Units
Cyllindo.	T drameter	Conditions	(V)	Min	Max	Omio
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 to 3.6		10	μА
		$3.6V \le V_I, V_O \le 5.5V \text{ (Note 9)}$	2.3 to 3.6		±10	μΛ
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 to 3.6		500	μА

Note 9: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, R_L = 500\Omega$						
Cumhal	Parameter	V _{CC} = 3.3	3V ± 0.3V	V _{CC}	= 2.7V	V _{CC} = 2.	5V ± 0.2V	115545
Symbol	Parameter	C _L = 50 pF		C _L = 50 pF		C _L = 30 pF		Units
		Min	Max	Min	Max	Min	Max	1
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	
t _{PLH}	A_n to B_n or B_n to A_n	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{PZL}	Output Enable Time	1.5	8.5	1.5	9.5	1.5	10.5	
t _{PZH}		1.5	8.5	1.5	9.5	1.5	10.5	ns
t _{PLZ}	Output Disable Time	1.5	7.5	1.5	8.5	1.5	9.0	
t_{PHZ}		1.5	7.5	1.5	8.5	1.5	9.0	ns
t _{OSHL}	Output to Output Skew		1.0					
t _{OSLH}	(Note 10)		1.0					ns

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C	Units
Symbol	Faranietei	Conditions	(V)	Typical	Oilits
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	\/
		$C_L = 30$ pF, $V_{IH} = 2.5$ V, $V_{IL} = 0$ V	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	\/
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	V _{CC} = Open, V _I = 0V or V _{CC}	7.0	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8.0	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V, V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$	25.0	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3V \pm 0.3V$
	V_{CC} x 2 at V_{CC} = 2.5V \pm 0.2V
t _{PZH} , t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and $t_{\rm rec}$ Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic





FIGURE 2. Waveforms (Input Characteristics; f = 1MHz, $t_r = t_f = 3ns$)

Symbol	V _{CC}						
Cymbol	3.3V ± 0.3V	2.7V	2.5V ± 0.2V				
V_{mi}	1.5V	1.5V	V _{CC} /2				
V_{mo}	1.5V	1.5V	V _{CC} /2				
V_x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V				
V_{v}	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V				




Tape and Reel Specification

Tape Format for DQFN


Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
BQX	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)




FSC MLP/DQFN CARRIER TAPE SPECIFICATIONS

REEL DIMENSIONS inches (millimeters)




Tape Size	Α	В	С	D	N	W1	W2
12 mm	13.0	0.059	0.512	0.795	2.165	0.488	0.724
	(330.0)	(1.50)	(13.00)	(20.20)	(55.00)	(12.4)	(18.4)



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-L _{0.15±0.05} 0.15-0.25 -1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AC
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994


MLP020BrevA


Pb-Free 20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm Package Number MLP020B



20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





LAND PATTERN RECOMMENDATION


0.09-0.20



DIMENSIONS ARE IN MILLIMETERS



- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



SEE DETAIL A

MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

DATASHEETS, SAMPLES, BUY

TECHNICAL INFORMATION APPLICATIONS DESIGN CENTER SUPPORT COMPANY INVESTORS MY F.

Search:

Home >> Find products >>

74LCX245

Low Voltage Bidirectional Transceiver with 5V Tolerant Inputs and Outputs

Contents

- General description
- Features
- Product status/pricing/packaging
- Order Samples

- Models
- Application notes
- Qualification Support

General description

The LCX245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V and 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment. The T/R# input determines the direction of data flow through the device. The OE# input disables both the A and B ports by placing them in a high impedance state.

The LCX245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

back to top

Features

- 5V tolerant inputs and outputs
- 2.3V to 3.6V V_{CC} specifications provided
- 7.0 ns t_{PD} max (V_{CC} = 3.3V), 10 μ A I_{CC} max
- · Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

Related Links

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

• Leadless DQFN Pb-Free package

back to top

Product status/pricing/packaging

BUY

Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
74LCX245BQX	Full Production	Full Production	\$0.398	DQFN	20	TAPE REEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 2 (2-Digit Date Code) & T (Die Trace Code) Line 2: LCX245
74LCX245MSA	Full Production	Full Production	\$0.55	SSOP	20	RAIL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 2 (2-Digit Date Code) & T (Die Trace Code) Line 2: LCX245
74LCX245MSAX	Full Production	Full Production	\$0.451	SSOP	20	TAPE REEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 2 (2-Digit Date Code) & T (Die Trace Code) Line 2: LCX245
74LCX245MSAX_NL	Full Production	Full Production	N/A	SSOP	20	TAPE REEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 2 (2-Digit Date Code) & T (Die Trace Code) Line 2: LCX245
74LCX245MTC	Full Production	Full Production	\$0.194	TSSOP	20	RAIL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 2 (2-Digit Date Code) & T (Die Trace Code) Line 2: LCX245
74LCX245MTCX	Full Production	Full Production	\$0.194	TSSOP	20	TAPE REEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 2 (2-Digit Date Code) & T (Die Trace Code) Line 2: LCX245
74LCX245MTCX_NL	Full Production	Full Production	N/A	TSSOP	20	TAPE REEL	Line 1: \$Y (Fairchild logo) &Z (Asm. Plant Code) &2 (2-Digit Date Code) &T (Die Trace Code) Line 2: LCX245

74LCX245SJ	Full Production	Full Production	\$0.265	SOP	20	RAIL	Line 1: \$Y (Fairchild logo) &Z (Asm. Plant Code) &2 (2-Digit Date Code) &T (Die Trace Code) Line 2: LCX245
74LCX245SJX	Full Production	Full Production	\$0.265	SOP	20	TAPE REEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 2 (2-Digit Date Code) & T (Die Trace Code) Line 2: LCX245
74LCX245SJX_NL	Full Production	Full Production	N/A	SOP	20	TAPE REEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 2 (2-Digit Date Code) & T (Die Trace Code) Line 2: LCX245
74LCX245WM	Full Production	Full Production	\$0.233	SOIC-Wide	20	RAIL	Line 1: \$Y (Fairchild logo) &Z (Asm. Plant Code) &2 (2-Digit Date Code) &T (Die Trace Code) Line 2: LCX245
74LCX245WMX	Full Production	Full Production	\$0.233	SOIC-Wide	20	TAPE REEL	Line 1: \$Y (Fairchild logo) &Z (Asm. Plant Code) &2 (2-Digit Date Code) &T (Die Trace Code) Line 2: LCX245
74LCX245WMX_NL	Full Production	Full Production	N/A	SOIC-Wide	20	TAPE REEL	Line 1: \$Y (Fairchild logo) &Z (Asm. Plant Code) &2 (2-Digit Date Code) &T (Die Trace Code) Line 2: LCX245

^{*} Fairchild 1,000 piece Budgetary Pricing

** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples



Package marking information for product 74LCX245 is available. Click here for more information.

back to top

Models

Package & leads	Condition Temperature range		Vcc range	Software version	Revision date		
HSPICE							

	Slow	-40°C to 85°C	2.3V to 3.6V	2001.4	Oct 6, 2003
DQFN-20	<u>Fast</u>	-40°C to 85°C	2.3V to 3.6V	2001.4	Oct 6, 2003
	<u>Typical</u>	-40°C to 85°C	2.3V to 3.6V	2001.4	Oct 6, 2003
	<u>Fast</u>	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
SOIC-Wide-20	Typical	-40°C to 85°C	2V to 3.6V	98.4	Mar 10, 2003
	Slow	-40°C to 85°C	2V to 3.6V	98.4	Mar 10, 2003
	Slow	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
SOP-20	<u>Fast</u>	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
	Typical	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
	Slow	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
SSOP-20	<u>Fast</u>	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
	Typical	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
	<u>Typical</u>	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
TSSOP-20	<u>Fast</u>	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
	Slow	-40°C to 85°C	2V to 3.6V	2001.4	Mar 10, 2003
		IBI	S		_
SOIC-Wide-20	All	-40°C to 85°C	3.15V to 3.45V	3.2	Dec 10, 2000
TSSOP-20	All	-40°C to 85°C	3V to 3.6V	2.1	Jan 27, 1998

back to top

Application notes

AN-5054: Low Noise Leadless Packages Advance Portable Designs (51 K) Jul 27, 2007

MS-520: Logic Design Considerations (216 K) Jul 27, 2007

back to top

Qualification Support

Click on a product for detailed qualification data

Product
74LCX245BQX
74LCX245MSA

74LCX245MSAX
74LCX245MSAX_NL
74LCX245MTC
74LCX245MTCX
74LCX245MTCX_NL
74LCX245SJ
74LCX245SJX
74LCX245SJX_NL
74LCX245WM
74LCX245WMX
74LCX245WMX_NL

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions (