FINAL

Am27C4096

4 Megabit (262,144 x 16-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 90 ns
- Low power consumption
 - 100 μA maximum CMOS standby current
- JEDEC-approved pinout
 - Plug in upgrade of 1 Mbit and 2 Mbit EPROMs
 - 40-pin DIP/PDIP
 - 44-pin PLCC

- Single + 5 V power supply
- ± 10% power supply tolerance standard on most speeds
- 100% Flashrite programming
 - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity

GENERAL DESCRIPTION

The Am27C4096 is a 4 Mbit ultraviolet erasable programmable read-only memory. It is organized as 256K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C4096 is ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C4096 offers separate Output Enable $\overline{(OE)}$ and Chip Enable $\overline{(CE)}$

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMDs CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 125 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C4096 supports AMD's Flashrite programming algorithm ($100 \,\mu$ s pulses) resulting in typical programming times of 32 seconds.

BLOCK DIAGRAM



11408E-1

Advanced Micro Devices

A12

A11

A10

A9

Vss

П NC

A8

🗌 A7


∏ A6

11408E-3

PRODUCT SELECTOR GUIDE

Family Part No.		Am27C4096							
Ordering Part No:									
Vcc <u>+</u> 5%	-95	-105				-255			
Vcc <u>+</u> 10%		-100	-120	-150	-200				
Max Access Time (ns)	90	100	120	150	200	250			
CE (E) Access Time (ns)	90	100	120	150	200	250			
\overline{OE} (\overline{G}) Access Time (ns)	50	50	50	65	75	75			

CONNECTION DIAGRAMS




Note:

1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS

A0–A17	=	Address Inputs
$\overline{\text{CE}}\ (\overline{\text{E}})/\overline{\text{PGM}}\ (\overline{\text{P}})$	=	Chip Enable Input
DQ0–DQ15	=	Data Input/Outputs
DU	=	No External Connection
NC	=	No Internal Connection
\overline{OE} (\overline{G})	=	Output Enable Input
Vcc	=	Vcc Supply Voltage
Vpp	=	Program Voltage Input
Vss	=	Ground


LOGIC SYMBOL



ORDERING INFORMATION

UV EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



4 Megabit (262,144 x 16 Bit) CMOS UV EPROM

Valid Com	Valid Combinations					
AM27C4096-95	DC, DCB					
AM27C4096-100	DC, DCB,					
AM27C4096-105	DI, DIB					
AM27C4096-120						
AM27C4096-150	DC, DCB, DE,					
AM27C4096-200	DEB, DI, DIB					
AM27C4096-255	DC, DCB, DI, DIB					


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



4 Megabit (262,144 x 16 Bit) CMOS OTP EPROM

Valid Combinations			
AM27C4096-105	PC, JC		
AM27C4096-120			
AM27C4096-150	PC, JC, PI, JI		
AM27C4096-200	FC, JC, FI, JI		
AM27C4096-255			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Erasing The Am27C4096

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C4096 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C4096. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 μ W/ cm² for 15 to 20 minutes. The Am27C4096 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C4096 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C4096 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C4096

Upon delivery or after each erasure the Am27C4096 has all 4,194,304 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C4096 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{CE}/\overline{PGM}$ is at V_{IL} and \overline{OE} is at V_{IH}.

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C4096. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage after the final address is completed, the entire EPROM memory is verified at V_{CC} = V_{PP} = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C4096 in parallel with different data is also easily accomplished. Except for $\overline{\text{CE/PGM}}$, all like inputs of the parallel Am27C4096 may be common. A TTL low-level program pulse applied to

an Am27C4096 $\overline{\text{CE}/\text{PGM}}$ input with V_{PP} = 12.75 V \pm 0.25 V and $\overline{\text{OE}}$ HIGH will program that Am27C4096. A high-level $\overline{\text{CE}/\text{PGM}}$ input inhibits the other Am27C4096 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} at V_{IL}, $\overline{CE}/\overline{PGM}$ at V_{IH}, and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the Am27C4096.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C4096. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1(A0 = V_{IH}), the device identifier code. For the Am27C4096, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C4096 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}/PGM) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE}/PGM to output (t_{CE}). Data is available at the outputs to_E after the falling edge of \overline{OE} , assuming that \overline{CE}/PGM has been LOW and addresses have been stable for at least t_{ACC} – t_{OE}.

Standby Mode

The Am27C4096 has a CMOS standby mode which reduces the maximum V_{CC} current to $100 \,\mu$ A. It is placed in CMOS-standby when CE/PGM is at V_{CC} ± 0.3 V. The Am27C4096 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when CE/PGM is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}/\text{PGM}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Pins		CE/PGM	ŌĒ	A0	A9	Vpp	Outputs	
Read		VIL	VIL	Х	Х	Х	Dout	
Output Disal	ble	VIL	VIH	Х	Х	Х	High Z	
Standby (TT	Ľ)	VIH	Х	Х	х	Х	High Z	
Standby (CMOS)		$V_{CC}\pm0.3~V$	Х	Х	Х	Х	High Z	
Program	Program		VIH	Х	Х	V _{PP}	D _{IN}	
Program Ve	Program Verify		VIL	Х	Х	V _{PP}	Dout	
Program Inhibit		VIH	Х	Х	Х	V _{PP}	High Z	
Auto Select	Manufacturer Code	VIL	VIL	VIL	V _H	Х	O1H	
(Note 3)	Device Code	VIL	VIL	VIH	V _H	Х	19H	

MODE SELECT TABLE

Notes:

1. $V_H = 12.0 V \pm 0.5 V.$

2. $X = Either V_{IH} \text{ or } V_{IL}$.

3. $A1 - A8 = A10 - A17 = V_{IL}$.

4. See DC Programming Characteristics for V_{PP} voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage	Temperature:	

OTP Products	
Ambient Temperature with Power Applied	

Voltage with Respect to Vss:

All pins except A9, VPP,

and Vcc (Note 1)	-0.6 V to Vcc + 0.6 V
A9 and V_{PP} (Note 2)	–0.6 V to 13.5 V
Vcc	–0.6 V to 7.0 V

Notes:

- 1. During transitions, the inputs may overshoot V_{ss} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{cc} + 2.0 V for periods of up to 20 ns.
- 2. During transitions, A9 and V_{PP} may overshoot V_{ss} to –2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Ambient Temperature (T _A) $0^{\circ}C$ to +70°C
Industrial (I) Devices
Ambient Temperature (T _A) $\dots -40^{\circ}$ C to $+85^{\circ}$ C
Extended Commercial (E) Devices
Ambient Temperature (T _A) $\dots -55^{\circ}C$ to +125°C
Supply Read Voltages:
Vcc for Am27C4096-XX5 +4.75 V to +5.25 V
V _{CC} for Am27C4096-XX0 +4.50 V to +5.50 V


Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)


Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit	
Vон	Output HIGH Voltage	Іон = -400 μА	Іон = –400 μА			V
Vol	Output LOW Voltage	I _{OL} = 2.1 mA			0.45	V
Vih	Input HIGH Voltage					V
VIL	Input LOW Voltage		-0.5	+0.8	V	
Iц	Input Load Current	VIN = 0 V to Vcc		1.0	μΑ	
ILO	Output Leakage Current	$V_{OUT} = 0 V \text{ to } V_{CC}$		5.0	μΑ	
ICC1	Vcc Active Current	$\overline{CE} = V_{IL}, f = 5 MHz$	<i>'</i>		50	mA
	(Note 3)	I _{OUT} = 0 mA	E Devices		60	IIIA
ICC2	Vcc TTL Standby	CE = VIH		1.0	mA	
Іссз	Vcc CMOS Standby	$\overline{\text{CE}} = \text{V}_{\text{CC}} \pm 0.3 \text{ V}$		100	μΑ	
IPP1	VPP Current During Read	$\overline{CE} = \overline{OE} = V_{IL}, V_{PP} = V_{CC}$	>		100	μΑ

Notes:

- 1. V_{CC} must be simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27C4096 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is –0.5 V during transitions, the inputs may overshoot –2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods less than 20 ns.







11408E-6

CAPACITANCE

Parameter Parameter		ator		CDV040		PD040)44	
Symbol	Description	Test Conditions	Тур	Max	Тур	Max	Тур	Max	Unit
CIN	Input Capacitance	$V_{IN} = 0 V$	10	13	6	8	10	13	pF
COUT	Output Capacitance	V _{OUT} = 0 V	10	13	8	10	12	14	pF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C, f = 1 MHz.$


SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

	ameter nbols					1	Am27	C4096			
JEDEC	Standard	Parameter Description	Test Conditions		-95	-105	-120	-150	-200	-255	Unit
A _{VQV}	t _{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	Min Max	— 90				 200	 250	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Min Max	 90				 200	 250	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay	$\overline{CE} = V_{IL}$	Min Max	— 50	— 50		— 65	— 75	 75	ns
t _{EHQZ} , t _{GHQZ}	t _{DF} (Note 2)	Chip Enable HIGH or Output Enable HIGH,		Min		—	—	—	—	_	ns
		whichever comes first, to Output Float		Max	30	30	40	40	40	60	113
t _{AXQX}	t _{OH}	Output Hold from Addresses, CE, or		Min	0	0	0	0	0	0	ns
		OE, whichever occurred first		Max	—	-	—	—	—	—	

Notes:


- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C4096 must not be removed from (or inserted into) a socket or board when V_{PP} or V_{CC} is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs.

SWITCHING TEST CIRCUIT




 $C_L = 100 \text{ pF}$ including jig capacitance


SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS





11408E-9

Notes:

- 1. OE may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.