


CRT 94C12

Quad Row Buffer QRB

FEATURES □ Low Cost Solution to CRT Memory Contention Problem □ Provides February Process Throughput for

- Provides Enhanced Processor Throughput for CRT Display Systems
- ☐ Replaces Shift Registers or Several RAM and Counter IC's in CRT Display System
- ☐ Permits Display of One Data Row While Next Data Row is Being Loaded
- ☐ Data May be Written into Buffer at Less Than the Video Painting Rate
- □ Row Buffer Architecture Permits Second Data Row to be Loaded Anytime during the Display of the Preceding Data Row
- Permits Active Video on All Scan Lines of Data Row
- ☐ Dynamically Variable Number of Characters per Data Row—…64, 80, 132,…up to a Maximum of 135
- ☐ Stackable for "Invisible Attributes" or Character Widths of Greater than 8 Bits
- Supports Both Double Row Buffer and Attribute Assemble Modes of the CRT 9007
- ☐ Three-State Outputs
- ☐ Up to 4 MHz Read/Write Data Rate
- ☐ Compatible with SMC CRT 9007
- ☐ 40 Pin Dual-In-Line Package
- ☐ Low Power CMOS Technology
- ☐ +5 Volt Only Power Supply☐ TTL Compatible

PIN CONFIGURATION




GENERAL DESCRIPTION

The CRT 94C12 Quad Row Buffer (QRB) is a CMOS VLSI device which provides a low cost solution to memory contention between the system processor and the CRT controller in video display systems yet provides a maximum performance solution when combined with the CRT 9007 and the CRT 9041 VPAC family components.

The CRT 94C12 QRB is a RAM-based buffer which provides four rows of buffering. It appears to the system as two pairs of octal shift registers of dynamically variable length (2-135 bytes) plus steering logic.

The CRT 94C12 can support both the double row buffer and the attribute assemble operation modes of the CRT 9007. These operation modes permit the loading of one data row while the previous data row is being displayed. The loading of data may take place during any of the scan line times of the data row. This relaxed time-constraint allows the processor to perform additional processing on the data or service other high priority interrupt conditions which may occur during a single video scan line. The result is enhanced processor throughput and flicker-free display of data. In addition the attribute assemble mode allows an 8-bit data bus to be used when implementing parallel attributes.



DESCRIPTION OF PIN FUNCTIONS


DOUTO latch. Valid information will appear on DOUTO-DOUT15 two RCLK periods the rising edge of REN. This introduces two pipeline delays when supplying the character generator.				
DOUT15-DOUT0 are the data outputs from the CRT 94C12 internal data of latch. Valid information will appear on DOUT0-DOUT15 two RCLK periods the rising edge of REN. This introduces two pipeline delays when supplying the character generator. RCLK increments the current "read" address register, clocks data through "read" buffer and moves data through the internal pipeline at the trailing edge of REN. This introduces two pipeline delays when supplying the character generator. RCLK increments the current "read" address register, clocks data through "read" buffer and moves data through the internal pipeline at the trailing edge. TOG alternates the function of each buffer between read and write. TOG noccurs at every data row boundary. Switching of the buffers occurs when be and CLRCNT are low. Clear Counter clears the current "read" address counter at the next RCLK edge. CLRCNT is normally asserted low at the beginning of each horizonte interval. CLRCNT clears the current "write" address counter when the TOG is active. REN enables the loading of data from the selected "read" buffer into the or latch. Data is loaded when Read Clock is active. WEN allows input data to be written into the selected "write" buffer during active. WEN has an internal pullup resistor allowing it to assume a high if pleft open.	PIN NO.	NAME	SYMBOL	FUNCTION
DOUTO latch, Valid information will appear on DOUTO-DOUT15 two RCLK periods the rising edge of REN. This introduces two pipeline delays when supplying the character generator. Pead Clock RCLK RCLK RCLK increments the current "read" address register, clocks data through "read" buffer and moves data through the internal pipeline at the trailing ed occurs at every data row boundary. Switching of the buffers occurs when be and CLRCNT are low. Togal Esignal Togal Togal Items Togal Ite	1-16	Data inputs	DIN15-DIN0	DIN15-DIN0 are the data inputs from the system memory.
"read" buffer and moves data through the internal pipeline at the trailing ed 18 Toggle Signal TOG TOG alternates the function of each buffer between read and write. TOG noccurs at every data row boundary. Switching of the buffers occurs when bound CLRCNT are low. Clear Counter CLRCNT Clear Counter CLRCNT Clear Counter Clears the current "read" address counter at the next RCLK edge. CLRCNT is normally asserted low at the beginning of each horizontal interval. CLRCNT clears the current "write" address counter when the TOG is active. REN enables the loading of data from the selected "read" buffer into the oil latch. Data is loaded when Read Clock is active. WEN allows input data to be written into the selected "write" buffer during active. WEN has an internal pullup resistor allowing it to assume a high if pieft open. WCLK WCLK clocks input data into the selected "write" buffer and increments the	24-39	Data outputs		
occurs at every data row boundary. Switching of the buffers occurs when be and CLRCNT are low. Clear Counter CLRCNT Clear Counter clears the current "read" address counter at the next RCLK edge. CLRCNT is normally asserted low at the beginning of each horizonte interval. CLRCNT clears the current "write" address counter when the TOG is active. REN enables the loading of data from the selected "read" buffer into the or latch. Data is loaded when Read Clock is active. WEN allows input data to be written into the selected "write" buffer during active. WEN has an internal pullup resistor allowing it to assume a high if p left open. WCLK clocks input data into the selected "write" buffer and increments the	21	Read Clock	RCLK	RCLK increments the current "read" address register, clocks data through the "read" buffer and moves data through the internal pipeline at the trailing edge.
edge. CLRCNT is normally asserted low at the beginning of each horizonte interval. CLRCNT clears the current "write" address counter when the TOG is active. 23 Read Enable REN REN enables the loading of data from the selected "read" buffer into the or latch. Data is loaded when Read Clock is active. 22 Write Enable WEN WEN allows input data to be written into the selected "write" buffer during active. WEN has an internal pullup resistor allowing it to assume a high if p left open. 19 Write Clock WCLK WCLK locks input data into the selected "write" buffer and increments the	18	Toggle Signal	TOG	
latch. Data is loaded when Read Clock is active. 22 Write Enable WEN WEN allows input data to be written into the selected "write" buffer during active. WEN has an internal pullup resistor allowing it to assume a high if p left open. 19 Write Clock WCLK WCLK clocks input data into the selected "write" buffer and increments the	17	Clear Counter	CLRCNT	10 000 11 11 11 11 11 11 11 11 11 11 11
active. WEN has an internal pullup resistor allowing it to assume a high if p left open. 19 Write Clock WCLK WCLK clocks input data into the selected "write" buffer and increments the	23	Read Enable	REN	
19 Write Clock WCLK WCLK clocks input data into the selected "write" buffer and increments the "write" address register when WFN is high.	22	Write Enable	WEN	
write address register when the true mg.	19	Write Clock	WCLK	WCLK clocks input data into the selected "write" buffer and increments the current "write" address register when WEN is high.
40 Power Supply V _{cc} + 5 Volt supply	40	Power Supply	V _{cc}	+ 5 Volt supply
20 Ground GND Ground	20	Ground	GND	Ground


OPERATION


Figure 1 illustrates the internal architecture of the CRT 94C12. It contains 135 bytes of RAM in each of its four buffers. In normal operation, data is written into the input latch on the positive-going edge of Write Clock (WCLK). When Write Enable (WEN) goes high, the next WCLK causes data from the input latch to be written into the selected buffer (1 or 2) and the associated address counter to be incremented by one. Loading of the selected RAM buffer continues until WEN goes inactive or until the buffer has been fully loaded. At the next data row boundary, the Toggle Signal (TOG) will go low. When Clear Counter (CLRCNT) goes low, the next Read Clock (RCLK) will begin to reset both buffer address counters to zero, switching the buffer just loaded from a "write buffer" to a "read buffer", permitting the next row of data to be written into the other buffer. Data from the current "read" buffer is read out of the buffer and to the output latch whenever Read Enable (REN) is high during a Read Clock (RCLK). Each read-out from the buffer RAM

causes the "read" address counter to be incremented. REN is normally high during the entire visible line time of each scan line of the data row. CLRCNT resets the present "read" address counter. The negative edge of CLRCNT is detected by the CRT 94C12 and internal "read" address counter.

Figures 2 and 3 illustrate the functional timing for reading from and writing to the CRT 94C12. The CRT 94C12 is compatible with the VPAC family of devices (CRT 9007, CRT 8002, CRT 9021 and the CRT 9041) and provides up to sixteen bits per character of row buffering with a single device. The sixteen bits can be divided between character data and attributes as required allowing the support of character-by-character, or invisible, attributes. This capability can be implemented using a 16-bit data bus with the double row buffer operation mode of the CRT 9007 or an 8-bit data bus using the attribute assemble operation mode. Typical configurations employing the VPAC family of parts are illustrated in Figures 5 and 6.







MAXIMUM GUARANTEED RATINGS

AAMON GOATAT III	0° to 70°C
Operating Temperature Range	55001- 45000
Storage Temperature Range	, -55°C to +150°C
Lead Temperature (soldering, 10 sec)	+325°C
Lead Temperature (soldening, To sec)	170 V
Maximum V _{cc}	+ 7.0 V
Positive Voltage on any Pin, with respect to Ground	V _{CC} + 0.3 V
Negative Voltage on any Pin, with respect to Ground	-0.5 V
Negative voltage on any Pin, with respect to Ground	

^{*}Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

ELECTRICAL CHARACTERISTICS ($T_A = 0^{\circ}\text{C to }70^{\circ}\text{C}, V_{cc} = +5\text{V} \pm 5\%$)


	, ,,			ante linita ane apecili.		
PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS	
DC CHARACTERISTICS INPUT VOLTAGE LEVELS Low Level V _{IL} High Level V _{IH1} High Level V _{IH2}	2.0 4.2		0.8	V V V	excluding RCLK; WCLK RCLK, WCLK	
OUTPUT VOLTAGE LEVELS Low Level V _{OL} High Level V _{OH}	2.4		0.4	V	I _{OL} = 2mA I _{OH} = 100 μA	
INPUT LEAKAGE CURRENT High Leakage I _{LH1} Low Leakage I _{LL1} High Leakage I _{LH2} Low Leakage I _{LL2}			10 10 400 400	μΑ μΑ μΑ μΑ	excluding OE excluding WEN1 WEN1 OE	
INPUT CAPACITANCE C _{IN1} C _{IN2}		10 15		pF pF	excluding RCLK, WCLK RCLK, WCLK	
POWER SUPPLY CURRENT			40	mA		


PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
AC CHARACTERISTICS1					
t _{cyw}	250			ns	Write clock period
t _{cyn}	250			ns	Read clock period
t _{ckh}	100		DC	ns	
t _{ckL}	100			ns	
t _{CKB}			10	ns	measured from 10% to 90% points
t _{ckf}			10	ns	measured from 90% to 10% points
tos	50			ns	referenced to WCLK
t _{DH}	о			ns	referenced to WCLK
t _{EN12}	0			ns	
t _{EN2} 2	100			ns	
t _{ENH2}	0	!		ns	
t _{DV}			175	ns	$C_L = 50 pF$; referenced from \overline{RCLF}
t _{cs}	100			ns	
t _{ch}	0			ns	
t _{wt3}		1t _{cyw}			

^{1 -} Reference points for all AC parameters are 2.4V high and 0.4V low.

^{2 -} For REN, referenced from RCLK; for WEN1 or WEN2 referenced to WCLK.

^{3 -} At least 1 WCLK rising edge must occur between CLRCNT or TOG (whichever occurs last) and WEN (= WEN1-WEN2).





CIRCUIT diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications: consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.