



## BCD UP/DOWN COUNTER

The HEF4510B is an edge-triggered synchronous up/down BCD counter with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input ( $\overline{CE}$ ), an asynchronous active HIGH parallel load input (PL), four parallel inputs ( $P_0$  to  $P_3$ ), four parallel outputs ( $O_0$  to  $O_3$ ), an active LOW terminal count output ( $\overline{TC}$ ), and an overriding asynchronous master reset input (MR).

Information on  $P_0$  to  $P_3$  is loaded into the counter while PL is HIGH, independent of all other input conditions except the MR input, which must be LOW. With PL LOW, the counter changes on the LOW to HIGH transition of CP if  $\overline{CE}$  is LOW. UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up,  $\overline{TC}$  is LOW when  $O_0$  and  $O_3$  are HIGH and  $\overline{CE}$  is LOW. When counting down,  $\overline{TC}$  is LOW when  $O_0$  to  $O_3$  and  $\overline{CE}$  are LOW. A HIGH on MR resets the counter ( $O_0$  to  $O_3 = \text{LOW}$ ) independent of all other input conditions.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4510BP : 16-lead DIL; plastic (SOT-38Z).  
 HEF4510BD : 16-lead DIL; ceramic (cerdip) (SOT-74).  
 HEF4510BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).


### PINNING

PL	parallel load input (active HIGH)	UP/DN	up/down count control input
$P_0$ to $P_3$	parallel inputs	MR	master reset input
$\overline{CE}$	count enable input (active LOW)	$\overline{TC}$	terminal count output (active LOW)
CP	clock pulse input (LOW to HIGH, edge triggered)	$O_0$ to $O_3$	parallel outputs

### FAMILY DATA


IDD LIMITS category MSI

see Family Specifications



7275079.1

Fig. 3a Logic diagram (continued in Fig. 3b).



7Z75080.1

Fig. 3b Logic diagram (continued from Fig. 3a).

## FUNCTION TABLE

MR	PL	UP/DN	CE	CP	mode
L	H	X	X	X	parallel load
L	L	X	H	X	no change
L	L	L	L	/	count down
L	L	H	L	/	count up
H	X	X	X	X	reset

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

/ = positive-going transition




Fig. 4 State diagram.

Logic equation for terminal count:

$$\overline{TC} = \overline{CE} \cdot \{ (\overline{UP/DN}) \cdot \overline{O_0} \cdot \overline{O_3} + (\overline{UP/DN}) \cdot \overline{O_0} \cdot \overline{O_1} \cdot \overline{O_2} \cdot \overline{O_3} \}$$

## A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; input transition times  $\leq 20\text{ ns}$

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where $f_i$ = input freq. (MHz) $f_o$ = output freq. (MHz) $C_L$ = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)
Dynamic power dissipation per package (P)	5	$1000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$4500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$11\,200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	

## A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula	
Propagation delays CP $\rightarrow$ $O_n$ HIGH to LOW	5	tPHL		145	290	ns	118 ns + (0,55 ns/pF) $C_L$
	10		60	120	ns	49 ns + (0,23 ns/pF) $C_L$	
	15		45	90	ns	37 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		155	310	ns	128 ns + (0,55 ns/pF) $C_L$
	10		65	130	ns	54 ns + (0,23 ns/pF) $C_L$	
	15		45	90	ns	37 ns + (0,16 ns/pF) $C_L$	
CP $\rightarrow$ $\overline{TC}$ HIGH to LOW	5	tPHL		260	525	ns	233 ns + (0,55 ns/pF) $C_L$
	10		105	210	ns	94 ns + (0,23 ns/pF) $C_L$	
	15		75	150	ns	67 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		180	360	ns	153 ns + (0,55 ns/pF) $C_L$
	10		75	150	ns	64 ns + (0,23 ns/pF) $C_L$	
	15		55	115	ns	47 ns + (0,16 ns/pF) $C_L$	
PL $\rightarrow$ $O_n$ HIGH to LOW	5	tPHL		125	255	ns	98 ns + (0,55 ns/pF) $C_L$
	10		55	110	ns	44 ns + (0,23 ns/pF) $C_L$	
	15		40	85	ns	32 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		170	340	ns	143 ns + (0,55 ns/pF) $C_L$
	10		70	140	ns	59 ns + (0,23 ns/pF) $C_L$	
	15		50	105	ns	42 ns + (0,16 ns/pF) $C_L$	
PL $\rightarrow$ $\overline{TC}$ HIGH to LOW	5	tPHL		250	500	ns	223 ns + (0,55 ns/pF) $C_L$
	10		110	220	ns	99 ns + (0,23 ns/pF) $C_L$	
	15		80	160	ns	72 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		250	500	ns	223 ns + (0,55 ns/pF) $C_L$
	10		110	220	ns	99 ns + (0,23 ns/pF) $C_L$	
	15		80	160	ns	72 ns + (0,16 ns/pF) $C_L$	
$\overline{CE} \rightarrow \overline{TC}$ HIGH to LOW	5	tPHL		165	330	ns	138 ns + (0,55 ns/pF) $C_L$
	10		65	135	ns	54 ns + (0,23 ns/pF) $C_L$	
	15		50	100	ns	42 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		145	290	ns	118 ns + (0,55 ns/pF) $C_L$
	10		60	125	ns	49 ns + (0,23 ns/pF) $C_L$	
	15		45	95	ns	37 ns + (0,16 ns/pF) $C_L$	
MR $\rightarrow$ $O_n, \overline{TC}$ HIGH to LOW	5	tPHL		205	405	ns	178 ns + (0,55 ns/pF) $C_L$
	10		65	130	ns	54 ns + (0,23 ns/pF) $C_L$	
	15		45	85	ns	37 ns + (0,16 ns/pF) $C_L$	
MR $\rightarrow$ $\overline{TC}$ LOW to HIGH	5	tPLH		225	450	ns	198 ns + (0,55 ns/pF) $C_L$
	10		75	150	ns	64 ns + (0,23 ns/pF) $C_L$	
	15		50	100	ns	42 ns + (0,16 ns/pF) $C_L$	

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Output transition times HIGH to LOW	5	$t_{THL}$		60	120 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10			30	60 ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15			20	40 ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
LOW to HIGH	5	$t_{TLH}$		60	120 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10			30	60 ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15			20	40 ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
Minimum clock pulse width; LOW	5	$t_{WCPL}$	95	45	ns	
	10		35	20	ns	
	15		25	15	ns	
Minimum PL pulse width; HIGH	5	$t_{WPLH}$	105	55	ns	
	10		45	25	ns	
	15		35	15	ns	
Minimum MR pulse width; HIGH	5	$t_{WMRH}$	120	60	ns	
	10		50	25	ns	
	15		40	20	ns	
Recovery time for MR	5	$t_{RMR}$	130	65	ns	
	10		45	20	ns	
	15		30	15	ns	
Recovery time for PL	5	$t_{RPL}$	150	75	ns	
	10		50	25	ns	
	15		30	15	ns	
Set-up times $P_n \rightarrow PL$	5	$t_{su}$	100	50	ns	see also waveforms Figs 5 and 6
	10		50	25	ns	
	15		40	20	ns	
$UP/\overline{DN} \rightarrow CP$	5	$t_{su}$	250	125	ns	
	10		100	50	ns	
	15		75	35	ns	
$\overline{CE} \rightarrow PL$	5	$t_{su}$	120	60	ns	
	10		40	20	ns	
	15		25	10	ns	
Hold times $P_n \rightarrow PL$	5	$t_{hold}$	10	-40	ns	
	10		5	-20	ns	
	15		0	-20	ns	
$UP/\overline{DN} \rightarrow CP$	5	$t_{hold}$	35	-90	ns	
	10		15	-35	ns	
	15		15	-25	ns	
$\overline{CE} \rightarrow CP$	5	$t_{hold}$	20	-40	ns	
	10		5	-15	ns	
	15		5	-10	ns	
Maximum clock pulse frequency	5	$f_{max}$	5	10	MHz	
	10		12	24	MHz	
	15		17	34	MHz	




Fig. 5 Waveforms showing minimum pulse width for CP, set-up and hold times for  $\overline{CE}$  to CP and UP/ $\overline{DN}$  to CP.




Fig. 6 Waveforms showing minimum pulse width for PL and MR, recovery time for PL and MR and set-up and hold times for  $P_n$  to PL.




Fig. 7 Timing diagram.