

#### **FEATURES**

- □ 128K x 8 Static RAM with Chip Select Powerdown, Output Enable
- ☐ Auto-Powerdown<sup>™</sup>Design
- □ Advanced CMOS Technology□ High Speed to 17 ns maximum
- ☐ Low Power Operation
  Active: 550 mW typical at 25 ns
  Standby: 5 mW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-89598
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with Cypress CY7C108/109, IDT71024/71B024, Micron MT5C1008, Motorola MCM6226A/62L26A, Sony CXK581020
- ☐ Package Styles Available:
  - 32-pin Plastic DIP
  - 32-pin Sidebraze, Hermetic DIP
  - 32-pin Plastic SOI
  - 32-pin Ceramic SOJ
  - 32-pin Ceramic LCC

### **DESCRIPTION**

The L7C108 and L7C109 are high-performance, low-power CMOS static RAMs. The storage circuitry is organized as 131,072 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. The L7C108 has a single active-low Chip Enable. The L7C109 has two Chip Enables (one active-low). These devices are available in three speeds with maximum access times from 17 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 550 mW (typical) at 25 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C108 and L7C109


consume only 1.5 mW (typical), at 3  $\rm V$ , allowing effective battery backup operation.

The L7C108 and L7C109 provide asynchronous (unclocked) operation with matching access and cycle times. The Chip Enables and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A16. For the L7C108, reading from a designated location is accomplished by presenting an address and driving  $\overline{CE1}$  and  $\overline{OE}$  LOW while  $\overline{WE}$  remains HIGH. For the L7C109,  $\overline{CE1}$  and  $\overline{OE}$  must be LOW while CE2 and  $\overline{WE}$  are HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when  $\overline{CE1}$  or  $\overline{OE}$  is HIGH, or CE2 (L7C109) or  $\overline{WE}$  is LOW.

Writing to an addressed location is accomplished when the active-low  $\overline{\text{CE}}$ 1 and  $\overline{\text{WE}}$  inputs are both LOW, and CE2 (L7C109) is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C108 and L7C109 can withstand an injection current of up to 200 mA on any pin without damage.



1M Static RAMs

# 128K x 8 Static RAM

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2)				
Storage temperature				
Operating ambient temperature				
Vcc supply voltage with respect to ground	_0.5 V to +7.0 V			
Input signal with respect to ground	_3.0 V to +7.0 V			
Signal applied to high impedance output	_3.0 V to +7.0 V			
Output current into low outputs	25 mA			
Latchup current	> 200 mA			

Mode	Temperature Range (Ambient)	Supply Voltage
ctive Operation, Commercial	0°C to +70°C	4.5 V ≤ <b>V</b> CC ≤ 5.5 V
Active Operation, Industrial	-40°C to +85°C	4.5 V ≤ <b>V</b> CC ≤ 5.5 V
ctive Operation, Military	-55°C to +125°C	4.5 V ≤ <b>V</b> CC ≤ 5.5 V
ata Retention, Commercial	0°C to +70°C	2.0 V ≤ <b>V</b> CC ≤ 5.5 V
ata Retention, Industrial	-40°C to +85°C	2.0 V ≤ <b>V</b> CC ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ <b>V</b> CC ≤ 5.5 V

<u> </u>	The state of the s	er Operating Conditions (Note 5)	L7	L7C108/109		
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> OH	Output High Voltage	VCC = 4.5 V, IOH = -4.0 mA	2.4			٧
<b>V</b> OL	Output Low Voltage	IoL = 8.0 mA			0.4	V
<b>V</b> iH	Input High Voltage		2.2		<b>V</b> cc +0.3	V
<b>V</b> il	Input Low Voltage	(Note 3)	-3.0		0.8	V
lix	Input Leakage Current	GND ≤ VIN ≤ VCC	-10		+10	μА
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		1	3.0	mA
ICC4	Vcc Current, Data Retention	Vcc = 3.0 V (Note 9)		500	1000	μΑ
Cin	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF

				L7C108	/109-	
Symbol	Parameter	Test Condition	25	20	17	Unit
ICC1	Vcc Current, Active	(Note 6)	145	180	210	mA

= 1M Static RAMs

5565905 0003315 849 📟


5-10





### 128K x 8 Static RAM

# SWITCHING CHARACTERISTICS Over Operating Range

			L7C108/109-						
		2	25		20	17			
Symbol	Parameter	Min	Max	Min	Max	Min	Max		
tavav	Read Cycle Time	25		20		17			
<b>t</b> AVQV	Address Valid to Output Valid (Notes 13, 14)		25		20		17		
taxox	Address Change to Output Change	3		3		3			
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		17		
tcLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3	Ī		
tchoz	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		
tolav	Output Enable Low to Output Valid	1	10		10		9		
toLaz	Output Enable Low to Output Low Z (Notes 20, 21)	0	-	0		0			
<b>t</b> onoz	Output Enable High to Output High Z (Notes 20, 21)		10		7		6		
<b>t</b> PU	Input Transition to Power Up (Notes 10, 19)	0		0		0			
<b>t</b> PD	Power Up to Power Down (Notes 10, 19)		25		20		17		
<b>t</b> CHVL	Chip Enable High to Data Retention (Note 10)	0		0	<del>-</del> -	0			







=1M Static RAMs


■ 5565905 0003316 7**8**5 🗪


5-11

## 128K x 8 Static RAM

# SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)								
	A STATE OF THE STA		.7C10	C108/109-					
		25	25		20		7		
Symbol	Parameter	Min	Max	Min	Max	Min	Max		
tavav	Write Cycle Time	20		20		17			
tclew	Chip Enable Low to End of Write Cycle	15		15		13			
tavbw	Address Valid to Beginning of Write Cycle	0		0		0			
tavew	Address Valid to End of Write Cycle	15		15		13	<u> </u>		
tewax	End of Write Cycle to Address Change	0		0		0			
twlew	Write Enable Low to End of Write Cycle	15		15	ļ	13			
tovew	Data Valid to End of Write Cycle	10		9		8			
tewdx	End of Write Cycle to Data Change	0		0		0			
twngz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0			
twLqz	Write Enable Low to Output High Z (Notes 20, 21)		7		7		6		





= 1M Static RAMs



### 128K x 8 Static RAM


### **NOTES**


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND  $\leq$  **V**OUT  $\leq$  **V**CC. The device is disabled, i.e.,  $\overline{CE1} = \overline{VCC}$ ,  $\overline{CE2} = \overline{GND}$ .
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e.,  $\overline{\text{CE}} \leq \text{VIL}$ ,  $\text{CE}_2 \geq \text{VIH}$ ,  $\overline{\text{WE}} \leq \text{VIL}$ . Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e.,  $\overline{\text{CE}}_1 \ge \text{VII}$ ,  $\overline{\text{CE}}_2 \le \text{VII}$ .
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE1 = VCC, CE2 = GND. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V.  $\overline{CE}_1$  must be  $\leq VCC 0.2$  V or  $\overline{CE}_2$  must be  $\leq 0.2$  V. All other inputs must meet  $VIN \geq VCC 0.2$  V or  $VIN \leq 0.2$  V to ensure full powerdown. For low power version (if applicable), this requirement applies only to  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{WE}$ ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IoL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE1 low, CE2 high).
- 15. All address lines are valid prior-to or coincident-with the CE1 and CE2 transition to active
- 16. The internal write cycle of the memory is defined by the overlap of  $\overline{\text{CE}}$ 1 and  $\overline{\text{CE}}$ 2 active and  $\overline{\text{WE}}$ 1 low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE1 and CE2 going active, the output remains in a high impedance state.
- 18. If  $\overrightarrow{CE}$ 1 and  $\overrightarrow{CE}$ 2 goes inactive before or concurrent with  $\overrightarrow{WE}$  going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of CE2 (CE1 active) or the falling edge of CE1 (CE2 active).
- b. Falling edge of WE (CE1, CE2 active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line ( $\overline{CE1}$ , CE2, and  $\overline{WE}$  active).

The device automatically powers down from ICC1 to ICC2 after IPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23.  $\overline{\text{CE}_1}$ , CE2, or  $\overline{\text{WE}}$  must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. In adequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A  $0.01\,\mu\text{F}$  high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.








1M Static RAMs



128K x 8 Static RAM




Speed	(P15)	(D12)	(W6)	(Y1)
	0°C to +70°C - COMMERC	IAL SCREENING		
25 ns	L7C108PC25	L7C108DC25	L7C108WC25	L7C108YC25
20 ns	L7C108PC20	L7C108DC20	L7C108WC20	L7C108YC20
17 ns	L7C108PC17	L7C108DC17	L7C108WC17	L7C108YC17
- 1:	-40°C to +85°C — COMME	RCIAL SCREENING		
25 ns	L7C108Pl25		L7C108WI25	
20 ns	L7C108PI20		L7C108WI20	
17 ns	L7C108PI17		L7C108WI17	
	-55°C to +125°C COM	MERCIAL SCREENING		
25 ns		L7C108DM25		L7C108YM25
20 ns		L7C108DM20		L7C108YM20
	-55°C to +125°C — MIL∹	STD-883 COMPLIANT	a parageo de la companya de la comp La companya de la comp	
25 ns		L7C108DMB25		L7C108YMB25
20 ns		L7C108DMB20		L7C108YMB20
		1		

=1M Static RAMs



### 128K x 8 Static RAM



= 1M Static RAMs

**- 5565905 0003320 106** 

5-15



## 128K x 8 Static RAM


L7C109 ORDERING IN	ORMATION		
32-pin — 0.4" wide		32-pin	
A3	32 ] VCC 31 ] A16 30 ] CE2 29 ] WE 28 ] A15 27 ] A14 26 ] A13 25 ] A12 24 ] OE 23 ] A11 22 ] OE 21 ] I/O7 20 ] I/O6 18 ] I/O4 17 ] I/O3	NC	32
Plastic DIP (P15)	Sidebraze Hermetic DIP (D12)	Plastic SOJ (0.4" wide) (W6)	Ceramic SOJ (0.440" wide (Y1)
0°C to +70°C — COMMERCIAL	Screening		
L7C109PC25	L7C109DC25	L7C109WC25	L7C109YC25
L7C109PC20	L7C109DC20	L7C109WC20	L7C109YC20
L7C109PC17	L7C109DC17	L7C109WC17	L7C109YC17

Speed	(P15)	(D12)	(W6)	(Y1)
	0°C to +70°C — COMME	RCIAL SCREENING		
25 ns	L7C109PC25	L7C109DC25	L7C109WC25	L7C109YC25
20 ns	L7C109PC20	L7C109DC20	L7C109WC20	L7C109YC20
17 ns	L7C109PC17	L7C109DC17	L7C109WC17	L7C109YC17
	-40°C to +85°C Com	MERCIAL SCREENING		
25 ns	L7C109PI25		L7C109WI25	
20 ns	L7C109PI20		L7C109WI20	
17 ns	L7C109PI17		L7C109WI17	
	-55°C to +125°C Co	MMERCIAL SCREENING		
25 ns		L7C109DM25		L7C109YM25
20 ns		L7C109DM20		L7C109YM20
	-55°C to +125°C MIL	-STD-883 COMPLIANT		
25 ns	the state of the s	L7C109DMB25		L7C109YMB25
20 ns		L7C109DMB20		L7C109YMB20
i i				

= 1M Static RAMs



# 128K x 8 Static RAM



Ceramic Leadless Chip Carrier (K10)	
0°C to +70°C — Commercial Screening	
L7C109KC25	
L7C109KC20	
L7C109KC17	
-40°C to +85°C — COMMERCIAL SCREENING	
-55°C to +125°C — COMMERCIAL SCREENING	
L7C109KM25	
L7C109KM20	
55°C to +125°C - MIL-STD-883 COMPLIANT	
L7C109KMB25	
	L7C109KC25 L7C109KC20 L7C109KC17  40°C to +85°C — Commercial Screening  55°C to +125°C — Commercial Screening L7C109KM25

=1M Static RAMs

5565905 0003322 TA9 **...**