

#### FEATURES

44 V supply maximum ratings Vss to VDD analog signal range Low on resistance (<70  $\Omega$ ) Low  $\Delta R_{ON}$  (9  $\Omega$  max) Low  $R_{ON}$  match (3  $\Omega$  max) Low power dissipation **Fast switching times** ton < 110 ns toff < 60 ns Low leakage currents (3 nA max) Low charge injection (6 pC max) **Break-before-make switching action** Latch-up proof A grade Plug-in upgrade for DG201A/ADG201A, DG202A/ADG202A, DG211/ADG211A Plug-in replacement for DG441/DG442/DG444

#### APPLICATIONS

Audio and video switching Automatic test equipment Precision data acquisition Battery-powered systems Sample-and-hold systems Communication systems

### **GENERAL DESCRIPTION**

The ADG441, ADG442, and ADG444 are monolithic CMOS devices that comprise of four independently selectable switches. They are designed on an enhanced LC<sup>2</sup>MOS process that provides low power dissipation yet gives high switching speed and low on resistance.


The on resistance profile is very flat over the full analog input range, which ensures good linearity and low distortion when switching audio signals. High switching speed also makes the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments. The ADG441, ADG442, and ADG444 contain four independent SPST switches. Each switch of the ADG441 and ADG444 turns on when a logic low is applied to the appropriate control input. The ADG442 switches are turned on with logic high on the appropriate control input. The ADG441 and ADG444 switches

#### Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# LC<sup>2</sup>MOS Quad SPST Switches ADG441/ADG442/ADG444

#### FUNCTIONAL BLOCK DIAGRAM



#### Figure 1.

differ in that the ADG444 requires a 5 V logic power supply that is applied to the  $V_L$  pin. The ADG441 and ADG442 do not have a  $V_L$  pin, the logic power supply is generated internally by an on-chip voltage generator.

Each switch conducts equally well in both directions when ON and has an input signal range that extends to the power supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is the low charge injection for minimum transients when switching the digital inputs.

#### **PRODUCT HIGHLIGHTS**

- Extended signal range. The ADG441A/ADG442A/ ADG444A are fabricated on an enhanced LC<sup>2</sup>MOS, trenchisolated process, giving an increased signal range that extends to the supply rails.
- 2. Low power dissipation.
- $3. \ Low R_{\text{ON}}.$
- 4. Trench isolation guards against latch-up for A grade parts. A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions.
- 5. Break-before-make switching. This prevents channel shorting when the switches are configured as a multiplexer.
- 6. Single-supply operation. For applications where the analog signal is unipolar, the ADG441/ADG442/ADG444 can be operated from a single-rail power supply. The parts are fully specified with a single 12 V power supply.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2005 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Specifications	3
Dual Supply	3
Single Supply	4
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configurations and Function Descriptions	6
Typical Performance Characteristics	7

Test Circuits	9
Terminology	
Trench Isolation	
Outline Dimensions	
Ordering Guide	

### **REVISION HISTORY**

### 5/05—Data Sheet Changed from Rev. 0 to Rev. A

.Universal
.Universal
1
4
12
13
14

4/94-Revision 0: Initial Version

### **SPECIFICATIONS**

### **DUAL SUPPLY<sup>1</sup>**

 $V_{\text{DD}}$  = +15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%,  $V_{\text{L}}$  = +5 V  $\pm$  10% (ADG444), GND = 0 V, unless otherwise noted.

#### Table 1.

		B Version		
Parameter	+25°C	–40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$V_{SS}$ to $V_{DD}$	V	
Ron	40		Ωtyp	$V_D = \pm 8.5 \text{ V}, \text{ I}_S = -10 \text{ mA}$
	70	85	Ωmax	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
ΔR <sub>on</sub>		4	Ωtyp	$-8.5 \text{ V} \le \text{V}_{\text{D}} \le +8.5 \text{ V}$
		9	$\Omega$ max	
Ron Match		1	Ωtyp	$V_{\rm D} = 0 V$ , $I_{\rm S} = -10 \text{ mA}$
		3	Ωmax	
LEAKAGE CURRENTS		•		$V_{DD} = +16.5 \text{ V}, \text{ V}_{SS} = -16.5 \text{ V}$
Source OFF Leakage I <sub>s</sub> (OFF)	±0.01		nA typ	
Source of r Leakage is (of r)				$V_D = \pm 15.5 V, V_S = \mp 15.5 V$
	±0.5	±3	nA max	See Figure 15
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V}$
	±0.5	±3	nA max	See Figure 15
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.08		nA typ	$V_{\rm S} = V_{\rm D} = \pm 15.5  \rm V$
5	±0.5	±3	nA max	See Figure 16
DIGITAL INPUTS				
Input High Voltage, VINH		2.4	V min	
Input Low Voltage, VINL		0.8	V max	
Input Current			· · · · · ·	
		±0.00001	μA typ	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
		±0.5	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>		±0.5	μ/(Πάλ	
ton	85		ns typ	$R_L = 1 k\Omega, C_L = 35 pF;$
ton	110	170	ns max	$V_s = \pm 10 V$ ; see Figure 17
		170		_
toff	45	00	ns typ	$R_{L} = 1 k\Omega, C_{L} = 35 \text{ pF};$
	60	80	ns max	$V_{s} = \pm 10 V$ ; see Figure 17
topen	30		ns typ	$R_L = 1 k\Omega, C_L = 35 pF;$
Charge Injection	1		pC typ	$V_{s} = 0 V, R_{s} = 0 \Omega, C_{L} = 1 nF;$
	6		pC max	$V_{DD} = +15 V$ , $V_{SS} = -15 V$ ; see Figure 18
OFF Isolation	60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; $f = 1 MHz$ ; see Figure 19
Channel-to-Channel Crosstalk	100		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; f= 1 MHz; see Figure 20
Cs (OFF)	4		pF typ	f = 1 MHz
C <sub>D</sub> (OFF)	4		pF typ	f = 1 MHz
C <sub>D</sub> , C <sub>s</sub> (ON)	16		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{DD} = +16.5 \text{ V}, \text{ V}_{SS} = -16.5 \text{ V}$
I <sub>DD</sub>				Digital Inputs = 0 V or 5 V
ADG441/ADG442		80	μA max	
ADG444	0.001		µA typ	
	1	2.5	µA max	
Iss	0.0001		μA typ	
	1	2.5	µA max	
I∟ (ADG444 Only)	0.001		μA typ	$V_{L} = 5.5 V$
	1	2.5	μA max	

 $^1$  Temperature range is: B Version:  $-40^\circ C$  to  $+85^\circ C.$   $^2$  Guaranteed by design, not subject to production test.

### SINGLE SUPPLY<sup>1</sup>

 $V_{\text{DD}}$  = +12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V,  $V_{\text{L}}$  = +5 V  $\pm$  10% (ADG444), GND = 0 V, unless otherwise noted.

Table 2.

B Version				
Parameter	+25°C	–40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 to V <sub>DD</sub>	V	
R <sub>on</sub>	70		Ωtyp	$V_D = +3 V$ , $+8 V$ , $I_S = -5 mA$
	110	130	Ωmax	$V_{DD} = 10.8 V$
$\Delta R_{ON}$		4	Ωtyp	$3 V \le V_D \le 8 V$
		9	Ωmax	
R <sub>on</sub> Match		1	Ωtyp	$V_{\rm D} = +6 \text{ V}, \text{ I}_{\text{s}} = -5 \text{ mA}$
		3	Ωmax	
LEAKAGE CURRENT				$V_{DD} = 13.2 V$
Source OFF Leakage Is (OFF)	±0.01		nA typ	$V_D = 12.2 \text{ V/1 V}, \text{ V}_S = 1 \text{ V/12.2 V}$
	±0.5	±3	nA max	See Figure 15
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01		nA typ	$V_D = 12.2 \text{ V/1 V}, V_S = 1 \text{ V/12.2 V}$
	±0.5	±3	nA max	See Figure 15
Channel ON Leakage I <sub>D</sub> , Is (ON)	±0.08		nA typ	$V_{\rm S} = V_{\rm D} = 12.2 \text{ V/1 V}$
	±0.5	±3	nA max	Figure 16
DIGITAL INPUTS				
Input High Voltage, VINH		2.4	V min	
Input Low Voltage, VIN		0.8	V max	
Input Current		0.0	Vinax	
		±0.00001	μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
		±0.5	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>		10.5	μιτιμα	
ton	105		ns typ	$R_L = 1 k\Omega$ , $C_L = 35 pF$
CON	150	220	ns max	$V_{\rm s} = 8 \text{ V};$ Figure 17
toff	40	220	ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
LOFF	60	100	ns max	$V_{\rm s} = 8 \text{ V};$ Figure 17
topen	50	100	ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
Charge Injection	2		pC typ	$V_s = 6 V, R_s = 0 \Omega, C_L = 1 nF$
charge injection	6		pC typ pC max	$V_{DD} = 12 V, V_{SS} = 0 V;$ see Figure 18
OFF Isolation	60			$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 19
			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 19 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 20
Channel-to-Channel Crosstalk	100		dB typ	
C <sub>s</sub> (OFF)	7		pF typ	f = 1 MHz
$C_D$ (OFF)	10		pF typ	f = 1 MHz
$C_D, C_S$ (ON)	16		pF typ	f = 1 MHz
				$V_{DD} = 13.2 V$
				Digital Inputs = 0 V or 5 V
ADG441/ADG442	0.007	80	µA max	
ADG444	0.001		μA typ	
	1	2.5	μA max	
I∟ (ADG444 Only)	0.001		μA typ	$V_{L} = 5.5 V$
	1	2.5	μA max	

 $^{\rm 1}$  Temperature range is: B Version: –40°C to +85°C.  $^{\rm 2}$  Guaranteed by design, not subject to production test.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$  unless otherwise noted.

#### Table 3.

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	44 V
V <sub>DD</sub> to GND	–0.3 V to +25 V
Vss to GND	+0.3 V to -25 V
VL to GND	-0.3 V to V <sub>DD</sub> + 0.3 V
Analog, Digital Inputs	V <sub>SS</sub> – 2 V to V <sub>DD</sub> + 2 V or 30 mA, Whichever Occurs First
Continuous Current, S or D	30 mA
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Max)	100 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Lead Temperature, Soldering (10 sec)	300°C
Plastic Package, Power Dissipation	470 mW
θ <sub>JA</sub> , Thermal Impedance	177°C/W
Lead Temperature, Soldering (10 sec)	260°C
SOIC Package, Power Dissipation	600 mW
θ <sub>JA</sub> , Thermal Impedance	77°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

#### Table 4. Truth Table

ADG441/ADG444 IN	ADG442 IN	Switch Condition
0	1	ON
1	0	OFF

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. ADG441/ADG442 (DIP/SOIC)

### Table 5. ADG441/ADG442 Pin Function Descriptions

Mnemonic

IN1 to IN4

D1 to D4

S1 to S4

 $V_{\text{SS}}$ 

GND

NC

 $V_{\text{DD}}$ 

Pin No.

1, 8, 9, 16

2, 7, 10, 15

3, 6, 11, 14

4

5

12

13




Figure 3. ADG444 (DIP/SOIC)

4	42 Pin Function Descriptions	Table 6. Al	Table 6. ADG444 Pin Function Descriptions		
	Description	Pin No.	Mnemonic	Description	
	Logic Control Input.	1, 8, 9, 16	IN1 to IN4	Logic Control Input.	
	Drain Terminal. May be an input or output.	2, 7, 10, 15	D1 to D4	Drain Terminal. May be an input or output.	
	Source Terminal. May be an input or output.	3, 6, 11, 14	S1 to S4	Source Terminal. May be an input or output.	
	Most Negative Power Supply Potential in Dual Supplies. In single-supply applications, it may be connected to ground.	4	Vss	Most Negative Power Supply Potential in Dual Supplies. In single-supply applications, it may be connected to ground.	
	Ground (0 V) Reference.	5	GND	Ground (0 V) Reference.	
	No Connect.	12	VL	Logic Power Supply (5 V).	
	Most Positive Power Supply Potential.	13	V <sub>DD</sub>	Most Positive Power Supply Potential.	

### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 4. R<sub>ON</sub> as a Function of V<sub>D</sub> (V<sub>S</sub>): Dual Supply




Figure 5. RON as a Function of VD (Vs): Single Supply




Figure 6.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures





Figure 7. Leakage Currents as a Function of  $V_{S}(V_{D})$ 








Figure 9.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures




Figure 10. Leakage Currents as a Function of  $V_S(V_D)$ 





Figure 11. Charge Injection vs. Source Voltage







Figure 13. Switching Time vs. Single Supply

### **TEST CIRCUITS**






Figure 17. Switching Times






Figure 18. Charge Injection





CHANNEL-TO-CHANNEL CROSSTALK =  $20 \times \log |V_S/V_{OUT}|$ 

Figure 20. Channel-to-Channel Crosstalk

05233-022

Figure 19. Off Isolation

### TERMINOLOGY

**R**<sub>ON</sub> Ohmic resistance between D and S.

**R**<sub>ON</sub> **Match** Difference between the R<sub>ON</sub> of any two channels.

Is (OFF) Source leakage current with the switch OFF.

I<sub>D</sub> (OFF) Drain leakage current with the switch OFF.

I<sub>D</sub>, I<sub>s</sub> (ON) Channel leakage current with the switch ON.

V<sub>D</sub> (V<sub>s</sub>) Analog voltage on Terminals D, S.

Cs (OFF) OFF switch source capacitance.

C<sub>D</sub> (OFF) OFF switch drain capacitance.

C<sub>D</sub>, C<sub>s</sub> (ON) ON switch capacitance. ton

Delay between applying the digital control input and the output switching on.

**t**<sub>OFF</sub> Delay between applying the digital control input and the output switching off.

**tOPEN** Break-before-make delay when switches are configured as a multiplexer.

#### Crosstalk

A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.

#### Off Isolation

A measure of unwanted signal coupling through an OFF switch.

#### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

## **TRENCH ISOLATION**

In the ADG441A, ADG442A, and ADG444A, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode becomes forward-biased. A silicon-controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current which, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.





Figure 21. Trench Isolation

### **OUTLINE DIMENSIONS**






Figure 23. 16-Lead Standard Small Outline Package [SOIC] (R-16) Dimensions shown in millimeters and (inches)

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG441BN	-40°C to +85°C	16-Lead Plastic Dual In-Line Package (PDIP)	N-16
ADG441BR	–40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG441BR-REEL	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG441BRZ <sup>1</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG441BRZ-REEL <sup>1</sup>	–40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG441BCHIPS		DIE	
ADG441ABCHIPS <sup>2</sup>		DIE	
ADG441ABN <sup>2</sup>	–40°C to +85°C	16-Lead Plastic Dual In-Line Package (PDIP)	N-16
ADG441ABR <sup>2</sup>	–40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG441ABR-REEL <sup>2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG441ABRZ-REEL <sup>1, 2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG442BN	-40°C to +85°C	16-Lead Plastic Dual In-Line Package (PDIP)	N-16
ADG442BR	–40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG442BR-REEL	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG442BRZ <sup>1</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG442BRZ-REEL <sup>1</sup>	–40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG442ABN <sup>2</sup>	-40°C to +85°C	16-Lead Plastic Dual In-Line Package (PDIP)	N-16
ADG442ABR <sup>2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG442ABR-REEL <sup>2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG442ABRZ <sup>1, 2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG442ABRZ-REEL <sup>1, 2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG444BN	-40°C to +85°C	16-Lead Plastic Dual In-Line Package (PDIP)	N-16
ADG444BR	–40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG444BR-REEL	–40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG444BRZ <sup>1</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG444BRZ-REEL <sup>1</sup>	–40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG444ABN <sup>2</sup>	–40°C to +85°C	16-Lead Plastic Dual In-Line Package (PDIP)	N-16
ADG444ABR <sup>2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG444ABR-REEL <sup>2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG444ABRZ <sup>1, 2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16
ADG444ABRZ-REEL <sup>1, 2</sup>	-40°C to +85°C	16-Lead Standard Small Outline Package (SOIC)	R-16

 $^{1}$  Z = Pb-free part.  $^{2}$  A = Trench isolated.

## NOTES

### NOTES



www.analog.com

©2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00396–0–5/05(A)

Rev. A | Page 16 of 16