Preliminary

T-46-13-29



# Am27C400

# 4 Megabit (524,288 x 8-Bit/262,144 x 16-Bit) **ROM Compatible CMOS EPROM**

Advanced Micro Devices

#### DISTINCTIVE CHARACTERISTICS

- Fast access time
  - -90 ns
- Low power consumption
  - 20 µA typical CMOS standby current
- Industry standard pinout:
  - ROM compatible
  - 40-pin DIP, and PDIP packages provide easy upgrade to 8 megabits
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite™ programming
  - typical programming time of less than 3 minutes
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
  - both CMOS and TTL input/output compatibility
  - two line control functions

### **GENERAL DESCRIPTION**


The Am27C400 is a 4 megabit ultraviolet erasable programmable read-only memory that is functionally and pinout compatible with 4 megabit masked ROMs. Under control of the BYTE input, the memory can be configured as either a 512K by 8-bit memory or a 256K by 16-bit memory. It operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages as well as plastic one time programmable (OTP) PDIP packages.

Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C400 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 µW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C400 supports AMD's Flashrite™ programming algorithm (100 µs pulses) resulting in typical programming times of less than 3 minutes.

#### **BLOCK DIAGRAM**



### PRELIMINARY

#### 0257528 0030516 4 MMAMD4 48E D


### **PRODUCT SELECTOR GUIDE**

### ADV MICRO (MEMORY)

Family Part No.			Am27C400	•	T-46-13-29
Ordering Part No:			T	T	1
Vcc ± 5%	-95	-125	-155		-255
Vcc ± 10%	-90	-120	-150	-200	
Max. Access Time (ns)	90	120	150	200	250
CE (E) Access Time (ns)	90	120	150	200	250
OE (G) Access Time (ns)	40	50	65	75	100

# **CONNECTION DIAGRAM**

**Top View** 




### Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. PLCC connection diagram to be determined

06780-002E

### LOGIC SYMBOL

### **PIN DESCRIPTIONS**



15452-005B

- AB Address Input (BYTE Mode)
- A0-A17 Address Inputs
- CE (E)/PGM (P) Chip Enable and Program Enable Inputs
- DQ0-DQ15 Data Inputs/Outputs
- OE (G) **Output Enable Input**
- Vcc Vcc Supply Voltage
- **VPP Program Supply Voltage**
- **GND**
- Ground NC
- No Internal Connection **BYTE** 
  - Byte/Word Switch

### PRELIMINARY

### ORDERING INFORMATION **EPROM Products**

AMU F-

T-46-13-29


AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option

- C.
- Package Type Temperature Range d. **Optional Processing**





Valid Com	binations
AM27C400-90	·
AM27C400-95	
AM27C400-120	]
AM27C400-125	DC, DCB, DI. DIB
AM27C400-150	01, 010
AM27C400-200	
AM27C400-255	

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the lo-cal AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.


MICRO (MEMORY)

### ORDERING INFORMATION **OTP Products**

T-46-13-29

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing



**Valid Combinations** AM27C400-150

AM27C400-155 PC, JC, PI, JI AM27C400-200 AM27C400-255

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

#### PRELIMINARY

AMD

# **FUNCTIONAL DESCRIPTION** Erasing the Am27C400

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C400 to an ultraviolet light source. A dosage of 15 W seconds/cm<sup>2</sup> is required to completely erase an Am27C400. This dosage can be obtained by exposure to an ultraviolet lamp wavelength of 2,537 Angstroms (Å) — with intensity of 12,000 µW/cm<sup>2</sup> for 15 to 20 minutes. The Am27C400 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C400 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2,537Å, exposure to fluorescent light and sunlight will eventually erase the Am27C400 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

### **Programming the Am27C400**

Upon delivery or after each erasure the Am27C400 has all 4,194,304 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C400 through the procedure of programming.

The programming mode is entered when 12.75 ± 0.25 V is applied to the VPP pin,  $\overline{CE}$  is at V<sub>IL</sub>, and  $\overline{OE}$  is at V<sub>IH</sub>.

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 µs programming pulses and by giving each addresss only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C400. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

### Program Inhibit

Programming of multiple Am27C400s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C400 may be common. A TTL low-level program pulse applied to an Am27C400  $\overline{CE}$  input with  $V_{PP} = 12.75 \pm 0.25 \text{ V}$ , and  $\overline{OE}$ HIGH will program that Am27C400. A high-level CE input inhibits the other Am27C400 devices from being programmed.

T-46-13-29

### **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE at VIL, CE at VIH and Vpp between 12.5 V and 13.0 V.

#### **Auto Select Mode**

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C400.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A<sub>9</sub> of the Am27C400. Two identifier bytes may then be sequenced from the device outputs by toggling address line Ao from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer code, and Byte 1 ( $A_0 = V_{IH}$ ), the device identifier code. For the Am27C400, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

#### Read Mode

The Am27C400 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from CE to output (tce). Data is available at the outputs to after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tacc - toe.

#### **Byte Mode**

The user has the option of reading data in either 16-bit words or 8-bit bytes under control of the BYTE input. With the BYTE input HIGH, inputs A<sub>0</sub> – A<sub>17</sub> will address 256K words of 16-bit data. When the BYTE input is LOW, AB functions as the least significant address input and 512K bytes of data can be accessed. The 8 bits of data will appear on DQ0 - DQ7.

### Standby Mode

The Am27C400 has a CMOS standby mode which reduces the maximum Vcc current to 100 µA. It is placed in

T-46-13-29

are only active when data is desired from a particular

CMOS-standby when  $\overline{CE}$  is at  $Vcc \pm 0.3 \text{ V}$ . The Am27C400 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when CE is at V<sub>IH</sub>. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

### **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that CE be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins memory device.

### System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition. to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### **Mode Select Table**

Mode	Pins	CE/PGM	ŌĒ	A <sub>0</sub>	A9	Vpp	Outputs
Read		VIL	VIL	Х	Х	X	Dout
Output Disable		V <sub>IL</sub>	ViH	Х	X	Х	Hi-Z
Standby (TTL)		ViH	Х	Х	Х	Х	Hi-Z
Standby (CMOS)		Vcc ± 0.3 V	Х	Х	Х	Х	Hi-Z
Program		ViL	Viн	Х	Х	Vpp	DIN
Program Ver	ify	ViH	V <sub>I</sub> L	Х	Х	Vpp	Dout
Program Inhibit		ViH	ViH	Х	X .	Vpp	HI-Z
Auto Select (Note 3)	Manufacturer Code	VIL	VIL	ViL	VH	Х	01H
	Device Code	VIL	VIL	ViH	VH	Х	9DH

- 1.  $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. A1 A8 = A10 A15 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature:

AMD L

OTP Products -65 to +125°C All Other Products -65 to +150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A<sub>9</sub>, V<sub>PP</sub>,

Vcc (Note 1) -0.6 to Vcc +0.6 V As and Vpp (Note 2) -0.6 to +13.5 V

Vcc

-0.6 to +7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

#### Notes:

- During transitions, the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input may overshoot to Vcc + 2.0 V for periods of up to 20 ns.
- During transitions, As and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. As and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

T-46-13-29

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40° to +85°C

**Supply Read Voltages:** 

Vcc for Am27C400-XX5 +4.75 to +5.25 V Vcc for Am27C400-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed. 48E D

0257528 0030522 T 📟 AMD4

AMD 🗲

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 4, 5, & 8) T-46-13-29

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max,	Unit
TTL and N	MOS Inputs				
Vон	Output HIGH Voltage	Іон = −400 μА	2.4		V
Vol	Output LOW Voltage	lo. = 2.1 mA		0.45	V
Vін	Input HIGH Voltage		2.0	Vcc + 0.5	V
VIL .	Input LOW Voltage		-0.5	+0.8	V
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μΑ
lro	Output Leakage Current	Vout = 0 V to +Vcc		5.0	μА
lcc <sub>1</sub>	Vcc Active Current (Notes 5, 9)	CE = V <sub>IL</sub> , f = 5 MHz, lout = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	CE = VIH		1.0	mA
IPP1	VPP Current During Read (Note 6)	CE = OE = VIL, VPP = Vcc		100	μА
CMOS Inpu	ts				
Voh.	Output HIGH Voltage	loн = -400 μA	Vcc - 0.8 V		٧
Vol	Output LOW Voltage	loL = 2.1 mA	•	0.45	V.
Vн	Input HIGH Voltage		0.7 Vcc	Vcc + 0.5	٧
VIL	Input LOW Voltage		-0.5	+0.8	V.
lu	Input Load Current	VIN = 0 V to Vcc		1.0	μА
lLO	Output Leakage Current	Vour = 0 V to Vcc		5.0	μA
lcc <sub>1</sub>	Vcc Active Current (Notes 5, 9)	CE = V <sub>H</sub> , f = 5 MHz, fout = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	CE = Vcc ± 0.3 V		100	μΑ
IPP1	VPP Current During Read (Note 6)	CE = OE = V <sub>IL</sub> , VPP = VCC		100	μА




Figure 1. Typical Supply Current vs. Frequency  $V_{CC} = 5.0 \text{ V}, T = 25^{\circ}\text{C}$ 

### **CAPACITANCE (Notes 2, 3, & 7)**

Parameter			CD	CLV044			
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0 V	7	12	5	9	pF
Cour	Output Capacitance	Vout = 0 V	10	15	8	12	pF

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: The Am27C400 must not be removed from (or inserted into) a socket when Vcc or Vpp is applied.
- 5. Icc1 is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7.  $T_A = +25^{\circ}C$ , f = 1 MHz.
- Minimum DC input voltage is -0.5 V. During transitions, the inputs overshoot to -2.0 V for periods less than 20 ns.
   Maximum DC voltage on output pins is Vcc + 0.5 V, which may overshoot to Vcc + 2.0 V for periods less than 20 ns.
- 9. For typical supply current values at various frequencies, refer to Figure 1.

# SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

(for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)

T-46-13-29

							Am27	'C400			
JEDEC	Standard	Parameter Standard Description Test Conditions		ons	-90, -95	-120, -125	-150, -155	-200	-255	Unit	
tavov	tacc	Address to	⊼ <b>≓</b>	Min.	-	-	-		-		
,	Output Delay	CE = OE = VIL ME	Мах.	90	120	150	200	250	ns		
telav	tce	Chip Enable to	5F 1/4	Min.	**				-	ns	
		Output Delay	Output Delay OE	OE = VIL	Мах.	90	120	150	200	250	113
tGLQV	toe	Output Enable to	CE - VIL	Min.			_		_		
	Output Delay	Output Delay	OE = VIL	Max.	40	50	65	75	100	ns	
teHQZ,	to <sub>F</sub>	Chip Enable HIGH or Output Enable		Min.	-	0	0	0	0		
tghqz	Note 2	HGH, whichever comes first, to Output Float		Мах.	30	40	50	60	60	ns	
taxox	toH	Output Hold from Addresses, CE, or		Min.	0	0	0	0	0	. ns	
		OE, whichever occurred first		Max.	_	_	_	-			


#### Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27C400 must not be removed from (or inserted into) a socket or board when Vpp or Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.45 to 2.4 V


Timing Measurement Reference Level - Inputs: 0.8 and 2.0 V Outputs: 0.8 and 2.0 V.

### **SWITCHING TEST WAVEFORM**



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

T-46-13-29



C<sub>L</sub> = 100 pF including jig capacitance


### **KEY TO SWITCHING WAVEFORMS**

T-46-13-29

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
<b>&gt;&gt;</b> -≪<	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

# **SWITCHING WAVEFORMS**



Notes:

06780-007E

- 1.  $\overline{\text{OE}}$  may be delayed up to tACC-TOE after the falling edge of  $\overline{\text{CE}}$  without impact on tACC.
- 2. top is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

T-46-13-29




Figure 2. Flashrite Programming Flow Chart

# DC PROGRAMMING CHARACTERISTICS ( $T_A = +25^{\circ}C \pm 5^{\circ}C$ ) (Notes 1, 2, & 3)

T-46-13-29

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lti	Input Current (All Inputs)	VIN = VIL OF VIH		1.0	μΑ
VIL	Input LOW Level (All Inputs)		-0.5	0.8	V
ViH	Input HIGH Level		2.0	Vcc + 0.5	V
Vol.	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	loн = -400 μA	2,4		٧
VH	A <sub>9</sub> Auto Select Voltage		11.5	12.5	٧
lcc	Vcc Supply Current (Program & Verify)			50	mA
Ірр	VPP Supply Current (Program)	CE = VIL, OE = VIH		30	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	٧
VPP	Flashrite Programming Voltage		12.5	13.0	٧


### SWITCHING PROGRAMMING CHARACTERISTICS (T<sub>A</sub> = +25°C ±5°C) (Notes 1, 2, & 3)

Parameter Symbols					
JEDEC	Standard	dard Parameter Description		Max.	Unit
tavel	tas	Address Setup Time	2		μs
tozgl	toes	OE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
<b>t</b> GHAX	tah	Address Hold Time	0		μs
<b>t</b> EHDX	tон	Data Hold Time	2		μs
tghqz	tofp.	Output Enable to Output Float Delay	0	130	ns
tvps	tvps	VPP Setup Time	2		μs
teleh1	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
telpl	tces	CE Setup Time	2		μs
tglav	toe	Data Valid from OE		150	ns

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. When programming the Am27C400, a 0.1  $\mu$ F capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)

T-46-13-29



- 1. The input timing reference level is 0.8 V for a  $V_{I\!L}$  and 2.0 V for a  $V_{I\!H}$ .
- 2. toe and topp are characteristics of the device but must be accommodated by the programmer.