

Features

- 64K x 18 Organization
- 0.5μ CMOS Technology
- Synchronous Burst Mode of Operation Compatible with i486[™] and Pentium[™] Processors
- Supports Pentium[™] Processor Address Pipelining
- · Common I/O and Registered Outputs
- Single $+3.3V \pm 5\%$ Power Supply and Ground
- LVTTL I/O Compatible
- Fast OE time: 5ns

- Registered Addresses, Data Ins, Control signals, and Outputs
- · Asynchronous Output Enable
- Self-Timed Write Operation and Byte Write Capability
- · Low Power Dissipation
 - 1.1 W Active at 83 MHz
 - 90 mW Standby
- 52 Lead PLCC Package
- 5V Tolerant I/O

Description


IBM Microelectronics 1M SRAM is a Synchronous Burstable Pipelined, high performance CMOS Static RAM that is versatile, wide I/O, and achieves 5 nsec access and 12nsec cycle time. A single clock is used to initiate the read/write operation and all internal operations are self-timed. At the rising edge of the Clock, all Addresses, Data Ins and Control Signals are registered internally. Burst mode operation, compatible with the i486™ and Pentium™ Proces-

sor's sequence, is accomplished by integrating input registers, internal 2-bit burst counter and high speed SRAM in a single chip. Burst reads are initiated with either ADSP or ADSC being LOW with a valid address during the rising edge of clock. Data from this address plus the three subsequent addresses will be output. The chip is operated with a single +3.3 V power supply and is compatible with LVTTL I/O interfaces.

Pin Description

Address input
Data Input/Output (0-8,9-17)
Clock
Write Enable, Byte a (0 to 8)
Write Enable, Byte b (9 to 17)
Output Enable
Address Status Processor
Address status controller
Burst Advance Control
ADSP Gated Chip Select
Power Supply (+3.3V)
Ground

X18 PLCC Pin Array Layout




8190738 SA14-4655-03 Revised 3/96 ©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 1 of 11



Block Diagram



Ordering Information

Part Number	Organization	Speed	Leads	Notes
IBM041813PPL-12	64K x 18	5 ns Access / 12 ns Cycle	52 Pin PLCC	

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

8190738 SA14-4655-03 Revised 3/96

Page 2 of 11



Burst SRAM Clock Truth Table

CLK	cs	ADSP	ADSC	ADV	WE	ŌĒ	DQ	Operation
L→H	Н	Х	L	Х	Х	х	HIZ	Deselected Cycle
L→H	L	L	×	×	×	L	Q	Read from External Address, Begin Burst
L→H	L	L	×	×	×	н	HIZ	Read from External Address, Begin Burst
L→H	L	н	L	×	Н	L	Q	Read from External Address, Begin Burst
L→H	L	Н	L	х	L	х	D	Write to External Address, Begin Burst
L→H	х	н	Н	L	Н	L	Q	Read from next Add., Continue Burst
L→H	×	н	н	L	L	х	D	Write to next Add., Continue Burst
L→H	×	н	н	Н	н	L	Q	Read from Current Add., Suspend Burst
L→H	×	Н	н	Н	L	×	D	Write to Current Add., Suspend Burst
L→H	Н	х	н	L	н	L	Q	Read from next Add., Continue Burst
L→H	Н	х	Н	L	L	х	D	Write to next Add., Continue Burst
L→H	Н	х	н	Н	н	L	Q	Read from current Add., Suspend Burst

^{1.} For a write operation preceded by a read cycle, $\overline{\text{OE}}$ must be HIGH early enough to allow Input Data Setup, and must be kept HIGH through Input Data Hold Time.

2. WE refers to WEa, WEb.

4. All Addresses, Data In and Control signals are registered on the rising edge of CLK.

Burst Sequence Truth Table

External Address	A15-A2		(A1	, A 0)		Notes
External Address	A 13-AZ	(0,0)	(0,1)	(1,0)	(1,1)	Notes
1st Access	A15-A2	(0,0)	(0,1)	(1,0)	(1,1)	
2nd Access	A15-A2	(0,1)	(0,0)	(1,1)	(1,0)	
3rd Access	A15-A2	(1,0)	(1,1)	(0,0)	(0,1)	
4th Access	A15-A2	(1,1)	(1,0)	(0,1)	(0,0)	

8190738 SA14-4655-03 Revised 3/96

^{3.} ADSP is gated by CS, and CS is used to block ADSP when CS = V_{IH}, as required in applications using Processor Address Pipelining.

^{5.} Write cycles will put the bus into HIZ on the first rising clock edge according to the Tchz timing. Deselect cycles will put the bus into HIZ on the second rising edge of clock according to the Tchz timing. If a deselect cycle occurs and WE is enabled within the same cycle, the part behaves as though it was in a deselect cycle.



Write Enable Truth Table

WEa	WEb	Byte Written	Notes
Н	Н	Read All Bytes	
L	L	Write All Bytes	
L	Н	Write Byte A (D _{IN} 0 - 8)	
Н	L	Write Byte B (D _{IN} 9 - 17)	

Absolute Maximum Ratings

Parameter	Symbol	Rating	Units	Notes
Power Supply Voltage	V _{DD}	-0.5 to 4.6	٧	1
Input Voltage	V _{IN}	-0.5 to 6.0	٧	1
Output Voltage	V _{out}	-0.5 to V _{DD} +0.5	٧	1
Operating Temperature	T _{OPR}	0 to +70	°C	1
Storage Temperature	T _{STG}	-55 to +125	°C	1
Power Dissipation	PD	1.5	w	1
Short Circuit Output Current	Гоит	50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A=0 to 70°C)

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Supply Voltage	V _{DD}	3.135	3.3	3.465	٧	1,4
Input High Voltage	V _{IH}	2.2		5.5	٧	1,2,4
Input Low Voltage	V _{IL}	-0.3	_	0.8	V	1,3,4
Output Current	lout	_	5	8	mA	4

- 1. All voltages referenced to V_{SS} . All V_{DD} and V_{SS} pins must be connected.
- 2. $V_{IH}(Max)DC = 5.5 \text{ V}$, $V_{IH}(Max)AC = 6.0 \text{ V}$ (pulse width $\leq 4.0 \text{ns}$)
- 3. $V_{1L}(Min)DC = -0.3 \text{ V, } V_{1L}(Min)AC = -1.5 \text{ V (pulse width} \le 4.0 \text{ns)}$
- 4. Input Voltage levels are tested to the following DC conditions: 1 microsecond cycle and 200 nanosecond set-up and hold times.

Capacitance (T_A=0 to +70°C, V_{DD} =3.3V \pm 5% , f=1MHz)

Parameter	Symbol	Test Condition	Max	Units	Notes
Input Capacitance	C _{IN}	V _{IN} = 0V	5	pF	
Data I/O Capacitance (DQ0-DQ17)	Соит	V _{OUT} = 0V	5	pF	

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

8190738 SA14-4655-03 Revised 3/96

Page 4 of 11



DC Electrical Characteristics (T_A = 0 to +70°C, V_{DD} =3.3V \pm 5%)

Parameter	Symbol	Min.	Max.	Units	Notes
Operating Current Average Power Supply Operating Current (I _{OUT} = 0, \overline{OE} = V _{IH} ,)	I _{DD12}		325	mA	2,3
Standby Current <u>Power Supply Standby Current</u> $(CS = V_{IH}, All other inputs = V_{IH} or V_{IL}, I_{OUT.} = 0, CLK at 100MHz)$	I _{SB}	_	25	mA	1,3
Input Leakage Current Input Leakage Current, any input (V _{IN} = 0 &V _{DD})	lu		+1	μА	4
Output Leakage <u>Current</u> (V _{OUT} =0 &V _{DD} , OE = V _{IH})	I _{LO}	_	+1	μА	
Output High Level Output "H" Level Voltage (I _{OH} =-8mA @ 2.4V)	V _{OH}	2.4		V	
Output Low Level Output "L" Level Voltage (I _{OL} =+8mA @ 0.4V)	V _{OL}	_	0.4	v	

- 1. I_{SB} = Stand-by Current
- 2. I_{DD} = Selected Current
- 3. $I_{OUT} = Chip Output Current$
- 4. The input leakage current for 5.5V inputs is 200 μA for Clk, Chip Selects, and Output Enable. Other inputs have100 μA of leakage current at 5.5V

AC Test Conditions ($T_A=0$ to +70°C, $V_{DD}=3.3V \pm 5\%$)

Parameter	Symbol	Conditions	Units	Notes
Input Pulse High Level	V _{iH}	3.0	V	
Input Pulse Low Level	V _{IL}	0	V	
Input Rise Time	T _R	2.0	ns	
Input Fall Time	T _F	2.0	ns	
Input and Output Timing Reference Level		1.5	V	
Output Load Conditions				1

1. See AC Test Loading figure 1 on page 7.

8190738 SA14-4655-03 Revised 3/96



AC Characteristics ($T_A=0$ to +70°C, $V_{DD}=3.3V \pm 5\%$, Units in nsec)

D	C	-	-12		
Parameter	Symbol	Min.	Max.	Notes	
Cycle Time	tcycle	12.0	_		
Clock Pulse High	t _{сн}	3.0	_		
Clock Pulse Low	t _{CL}	3.0	_		
Clock to Output Valid	tca	_	5.0	1	
Address Status Controller Setup Time	t _{ADSCS}	2.5	<u> </u>		
Address Status Controller Hold Time	t _{ADSCH}	0.5			
Address Status Processor Setup Time	t _{ADSPS}	2.5	_		
Address Status Processor Hold Time	t _{ADSPH}	0.5	_		
Advance Setup Time	t _{ADVS}	2.5			
Advance Hold Time	t _{ADVH}	0.5	_		
Address Setup Time	t _{AS}	2.5	_		
Address Hold Time	t _{AH}	0.5	-		
Chip Selects Setup Time	t _{CSS}	2.5			
Chip Selects Hold Time	tcsн	0.5	_		
Write Enables Setup Time	twes	2.5			
Write Enables Hold Time	tweh	0.5	_		
Data In Setup Time	t _{DS}	2.5	_		
Data In Hold Time	t _{DH}	0.5	_		
Data Out Hold Time	tcax	0.75	_	1	
Clock High to Output High Z	t _{CHZ}	-	5.5	1,2,3	
Clock High to Output Active	tcız	0.5	_	1,2,3	
Output Enable to High Z	toнz	2.0	6.5	1,2	
Output Enable to Low Z	toLZ	0.25	_	1,2	
Output Enable to Output Valid	toq	_	5.0		

^{1.} See AC Test Loading figure 1 on page 7.

^{2.} T_{OHZ}, T_{OLZ}, T_{CHZ} and T_{CLZ} transitions are measured ± 200 mV from steady state voltage. See AC Test Loading figure 2 on page 7.

In depth expansion applications where one SRAM is selected and the other is not, bus contention will not occur because Tclz is measured from the second rising clock edge while Tchz is measured from the first rising clock edge.



AC Test Loading





Fig. 1 Test Equivalent Load

Fig. 2 Test Equivalent Load




The derating curve above is for a purely capacitive load on the output driver. For example, a part specified at 5ns access time will behave as though it has an 5.5 ns access time if a 30 pF load with no DC component was attached to the output driver. The access times guaranteed in the datasheets are based on a 50 ohm terminated test load. For unterminated loads the derating curve should be used. This curve is based on nominal process conditions with worst case parameters $V_{\rm dd} = 3.14$ V, $T_a = 70^{\circ}$ C.

8190738 SA14-4655-03 Revised 3/96



Timing Diagram (Burst Read)




- 1. Q1(A) and Q2(A) refer to output for Address A1 and A2 respectively.
- 2. Q2(B) and Q2(C) refer to output from subsequent internal burst counter addresses.

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

8190738 SA14-4655-03 Revised 3/96



Timing Diagram (Burst Write)




- 1.D1(A) and D2(A) refer to data written to addresses A1 and A2.
- 2. D2(B) refers to data written to a subsequent internal burst counter address.
- 3. WEa and WEb are Don't Cares when ADSP is sampled LOW.

8190738 SA14-4655-03 Revised 3/96 ©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 9 of 11



52 Pin PLCC Package Diagram



Note: All measurements in millimeters

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

8190738 SA14-4655-03 Revised 3/96



Revision Log

Rev	Contents of Modification
5/94	Initial Release of the 64K x 18 (10/12) TQFP BURST MODE Application Spec.
3/95	Updated -10, -12 Specifications
7/95	Added Note 5 on Burst SRAM Clock Truth Table & Note 3 on AC Characteristics for clarification purposes. Updated AC Characteristics as well. Removed Preliminary classification.
3/96	Removed -10 specification.

8190738 SA14-4655-03 Revised 3/96