

3.3 VOLT CMOS SyncFIFO™ 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9 IDT72V201 IDT72V211 IDT72V221 IDT72V231 IDT72V241 IDT72V251

FEATURES:

- 256 x 9-bit organization IDT72V201
- 512 x 9-bit organization IDT72V211
- 1.024 x 9-bit organization IDT72V221
- 2,048 x 9-bit organization IDT72V231
- 4,096 x 9-bit organization IDT72V241
- 8.192 x 9-bit organization IDT72V251
- · 10 ns read/write cycle time
- 5V input tolerant
- Read and Write clocks can be independent
- Dual-Ported zero fall-through time architecture
- Empty and Full Flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output Enable puts output data bus in high-impedance state
- Advanced submicron CMOS technology
- Available in 32-pin plastic leaded chip carrier (PLCC) and 32pin plastic Thin Quad FlatPack (TQFP)
- Industrial temperature range (-40°C to +85°C) is available

clocked read and write controls. The architecture, functional operation and pin assignments are identical to those of the IDT72201/72211/72221/72231/72241/72251, but operate at a power supply voltage (Vcc) between 3.0V and 3.6V. These devices have a 256, 512, 1,024, 2,048, 4,096 and 8,192 x 9-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two Write Enable pins (WEN1, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the Write Enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two Read Enable pins (REN1, REN2). The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin (\overline{OE}) is provided on the read port for three-state control of the output.


The Synchronous FIFOs have two fixed flags, Empty ($\overline{\text{EF}}$) and Full ($\overline{\text{FF}}$). Two programmable flags, Almost-Empty ($\overline{\text{PAE}}$) and Almost-Full (PAF), are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$, respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the Load pin ($\overline{\text{LD}}$).

These FIFOs are fabricated using IDT's high-speed submicron CMOS technology.

DESCRIPTION:


The IDT72V201/72V211/72V221/72V231/72V241/72V251 SyncFIFOS™ are very high-speed, low-power First-In, First-Out (FIFO) memories with


FUNCTIONAL BLOCK DIAGRAM



FEBRUARY 1999

PIN CONFIGURATION





PIN DESCRIPTIONS

Symbol	Name	1/0	Description
Do-D8	Data Inputs	Π	Data inputs for a 9-bit bus.
RS	Reset	1	When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF and PAF go HIGH, and PAE and EF go LOW. A Reset is required before an initial Write after power-up.
WCLK	Write Clock	1	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1	Write Enable 1	_	If the FIFO is configured to have programmable flags, WEN1 is the only Write Enable pin. When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW.
WEN2/LD	Write Enable 2/ Load	_	The FIFO is configured at Reset to have either two write enables or programmable flags. If WEN2/LD is HIGH at Reset, this pin operates as a second write enable. If WEN2/LD is LOW at Reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets.
Qo-Q8	Data Outputs	0	Data outputs for a 9-bit bus.
RCLK	Read Clock		Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1	Read Enable 1	Ι	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
REN2	Read Enable 2	Ι	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	I	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
ĒĒ	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PĀĒ	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF	Programmable Almost-Full Flag	0	When PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default offset at reset is Full-7. PAF is synchronized to WCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One 3.3V volt power supply pin.
GND	Ground		One 0 volt ground pin.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with	-0.5 to +5	٧
	Respect to GND		
Tstg	Storage Temperature	−55 to +125	°C
lout	DC Output Current	-50 to +50	mA

Note:

4092 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation of
the device at these or any other conditions above those indicated in the operational
sections of the specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
	Commercial				
GND	Supply Voltage	0	0	0	٧
V⊪	Input High Voltage	2.0		5.0	٧
	Commercial				
VIL	Input Low Voltage	_	_	0.8	٧
	Commercial				
Та	Operating Temperature	0		70	°C
	Commercial				

4092 tbl 03

DC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 3.3V \pm 0.3V$, $TA = 0^{\circ}C$ to $+70^{\circ}C$)

Symbol	IDT72V201 IDT72V211 IDT72V221 IDT72V231 IDT72V241 IDT72V251 Commercial tclk = 10, 15, 20 ns Parameter Min. Typ. Max.				Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	μА
ILO ⁽²⁾	Output Leakage Current	-10	_	10	μА
Vон	Output Logic "1" Voltage, IOH = -2mA	2.4	_	_	٧
VoL	Output Logic "0" Voltage, lo∟= 8mA	_	_	0.4	٧
ICC1 ^(3,4,5)	Active Power Supply Current	_	_	20	mA
ICC2 ^(3,6)	Standby Current	_	_	5	mA

NOTES:

4092 tbl 05

- 1. Measurements with $0.4 \le VIN \le VCC$.
- 2. $\overline{OE} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 3. Tested with outputs disabled (IOUT = 0).
- 4. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
- 5. Typical Icc1 = 0.17 + 0.48*fs + 0.02*CL*fs (in mA) with Vcc = 3.3V, TA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
- 6. All Inputs = Vcc 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Cout ^(1,2)	Output Capacitance	Vоит = 0V	10	pF

NOTES

- 1. With output deselected (OE ≥ VIH).
- 2. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: VCC = 3.3 ± 0.3 V. TA = 0° C to + 70° C)

		Commercial						
		72V201L10 72V211L10 72V221L10 72V231L10 72V241L10 72V251L10		72V201L15 72V211L15 72V221L15 72V231L15 72V241L15 72V251L15		72V201L20 72V211L20 72V221L20 72V231L20 72V241L20 72V251L20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs fs	Clock Cycle Frequency	_	100	_	66.7	_	50	MHz
ta	Data Access Time	2	6.5	2	10	2	12	ns
tclk	Clock Cycle Time	10	_	15	_	20	_	ns
tclkh	Clock High Time	4.5	_	6	_	8	_	ns
tclkl	Clock Low Time	4.5	_	6	_	8	_	ns
tos	Data Set-up Time	3	_	4	_	5	_	ns
tон	Data Hold Time	0.5	_	1	_	1	_	ns
t ENS	Enable Set-up Time	3	_	4	_	5	_	ns
tenh	Enable Hold Time	0.5	_	1	_	1	_	ns
trs	Reset Pulse Width ⁽¹⁾	10	_	15	_	20	_	ns
trss	Reset Set-up Time	8	_	10	_	12	_	ns
trsr	Reset Recovery Time	8	_	10	_	12	_	ns
trsf	Reset to Flag and Output Time	_	10	_	15	_	20	ns
tolz	Output Enable to Output in Low-Z ⁽²⁾	0	_	0	_	0	_	ns
t oE	Output Enable to Output Valid	3	_	3	8	3	10	ns
tонz	Output Enable to Output in High-Z ⁽²⁾	3	_	3	8	3	10	ns
twff	Write Clock to Full Flag	_	6.5		10		12	ns
tref	Read Clock to Empty Flag	_	6.5	_	10		12	ns
taf	Write Clock to Almost-Full Flag	_	6.5	_	10	_	12	ns
t ae	Read Clock to Almost-Empty Flag	_	6.5		10	_	12	ns
tskew1	Skew time between Read Clock & Write Clock for Empty Flag &Full Flag	5	_	6	_	8	_	ns
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	14	_	18	_	20	_	ns


NOTES:

1. Pulse widths less than minimum values are not allowed.

2. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

AU IIUI UUIIUII	<u> </u>
In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1



or equivalent circuit Figure 1. Output Load *Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (D0 - D8)

Data inputs for 9-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (\overline{FF}) and Programmable Almost-Full Flag (\overline{PAF}) will be reset to HIGH after trasf. The Empty Flag (\overline{EF}) and Programmable Almost-Empty Flag (\overline{PAE}) will be reset to LOW after trasf. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

WRITE CLOCK (WCLK)

A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock (WCLK). Data set-up and hold times must be met in respect to the LOW-to-HIGH transition of the Write Clock (WCLK). The Full Flag (FF) and Programmable Almost-Full Flag (PAF) are synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).

The Write and Read clocks can be asynchronous or coincident.

WRITE ENABLE 1 (WEN1)

If the FIFO is configured for programmable flags, Write Enable 1 ($\overline{WEN1}$) is the only enable control pin. In this configuration, when Write Enable 1 ($\overline{WEN1}$) is low, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every Write Clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 ($\overline{WEN1}$) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (\overline{FF}) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 $(\overline{WEN1})$ is ignored when the FIFO is full.

READ CLOCK (RCLK)

Data can be read on the outputs on the LOW-to-HIGH transition of the Read Clock (RCLK). The Empty Flag (\overline{EF}) and Programmable Almost-Empty Flag (\overline{PAE}) are synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

The Write and Read clocks can be asynchronous or coincident.

READ ENABLES (REN1, REN2)

When both Read Enables ($\overline{REN1}$, $\overline{REN2}$) are LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the Read Clock (RCLK).

When either Read Enable ($\overline{REN1}$, $\overline{REN2}$) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after tREF and a valid read can begin. The Read Enables ($\overline{REN1}$, $\overline{REN2}$) are ignored when the FIFO is empty.

OUTPUTENABLE (OE)

When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q output data bus is in a high-impedance state.

WRITE ENABLE 2/LOAD (WEN2/LD)

This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flagsor to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/LD) is set high at Reset (\overline{RS} = LOW), this pin operates as a second Write Enable pin.

If the FIFO is configured to have two write enables, when Write Enable $(\overline{WEN1})$ is LOW and Write Enable 2/Load $(\overline{WEN2/LD})$ is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every Write Clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable ($\overline{WEN1}$) is HIGH and/or Write Enable 2/Load ($\overline{WEN2/LD}$) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ($\overline{\text{FF}}$) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 ($\overline{\text{WEN1}}$) and Write Enable 2/Load ($\overline{\text{WEN2}/\text{LD}}$) are ignored when the FIFO is full.


The FIFO is configured to have programmable flags when the Write Enable $2/\text{Load}(WEN2/\overline{LD})$ is set LOW at Reset (\overline{RS} = LOW). The IDT72V201/72V211/72V221/72V231/72V241/72V251 devices contain four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/LD) are set low, data on the inputs D is written into the Empty (Least Significant Bit) Offset register on the first LOW-to-HIGH transition of the Write Clock (WCLK). Data is written into the Empty (Most Significant Bit) Offset register on the second LOW-to-HIGH transition of the Write Clock (WCLK), into the Full (Least Significant Bit) Offset register on the third transition, and into the Full (Most Significant Bit) Offset register on the fourth transition. The fifth transition of the Write Clock (WCLK) again writes to the Empty (Least Significant Bit) Offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) pin is set LOW, and Write Enable 1 ($\overline{\text{WEN1}}$) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/LD) pin is set low and both Read Enables (REN1, REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the Read Clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.



NOTES:

1. For the purposes of this table, WEN2 = VIH.

The same selection sequence applies to reading from the registers. REN1 and REN2
are enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register




Figure 3. Offset Register Location and Default Values

OUTPUTS:

FULL FLAG (FF)

The Full Flag ($\overline{\text{FF}}$) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset ($\overline{\text{RS}}$), the Full Flag ($\overline{\text{FF}}$) will go LOW after 256 writes for the IDT72V201, 512 writes for the IDT72V211, 1,024 writes for the IDT72V221, 2,048 writes for the IDT72V231, 4,096 writes for the IDT72V241 and 8,192 writes for the IDT72V251.

The Full Flag (\overline{FF}) is synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).

EMPTY FLAG (EF)

The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag ($\overline{\text{EF}}$) is synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full flag (\overline{PAF}) will go LOW when the FIFO reaches the almost-full condition. If no reads are performed after Reset (\overline{RS}), the Programmable Almost-Full flag (\overline{PAF}) will go LOW after (256-m) writes for the IDT72V201, (512-m) writes for the IDT72V211, (1,024-m) writes for the

IDT72V221, (2,048-m) writes for the IDT72V231, (4,096-m) writes for the IDT72V241 and (8,192-m) writes for the IDT72V251. The offset "m" is defined in the Full Offset registers.

If there is no full offset specified, the Programmable Almost-Full flag (\overline{PAF}) will go LOW at Full-7 words.

The Programmable Almost-Full flag (PAF) is synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty flag (\overline{PAE}) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty Offset registers. If no reads are performed after Reset the Programmable Almost-Empty flag (\overline{PAE}) will go HIGH after "n+1" for the IDT72V201/72V211/72V221/72V231/72V241/72V251.

If there is no empty offset specified, the Programmable Almost-Empty flag (\overline{PAE}) will go LOW at Empty+7 words.

The Programmable Almost-Empty flag (\overline{PAE}) is synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

DATA OUTPUTS (Q0 - Q8)

Data outputs for a 9-bit wide data.

TABLE 1: STATUS FLAGS

	NUMBER OF WORDS IN FIFO					
72V201	72V211	72V221	FF	PAF	PAE	ĒĒ
0	0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н
(n+1)to(256-(m+1))	(n+1)to(512-(m+1))	(n+1) to (1,024-(m+1))	Н	Н	Н	Н
(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to511	(1,024-m) ⁽²⁾ to 1,023	Н	L	Н	Н
256	512	1,024	L	Ĺ	Н	Н


4092 tbl 09

72V231	72V241	72V251	FF	PAF	PAE	ĒĒ
0	0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н
(n+1)to(2,048-(m+1))	(n+1) to (4,096-(m+1))	(n+1)to(8,192-(m+1))	Н	Ι	Ι	Н
(2,048-m) ⁽²⁾ to 2,047	(4,096-m) ⁽²⁾ to 4,095	(8,192-m) ⁽²⁾ to 8,191	Н	L	Н	Н
2,048	4,096	8,192	L	L	Н	Н

NOTES:

^{1.} n = Empty Offset (n = 7 default value)


^{2.} m = Full Offset (m = 7 default value)



NOTES:

- 1. Holding WEN2/\tilde{\to} HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/\tilde{\to} LOW during reset will make the pin act as a load enable for the programmable flag offset registers.
- 2. After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.
- 3. The clocks (RCLK, WCLK) can be free-running during reset.


Figure 4. Reset Timing



NOTE:


1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.

Figure 5. Write Cycle Timing




1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then EF may not change state until the next RCLK edge.

Figure 6. Read Cycle Timing




 When tskew₁ ≥ minimum specification, tfRL = tclk + tskew₁ tskew₁ < minimum specification, tfRL = 2tclk + tskew₁ or tclk + tskew₁ The Latency Timings apply only at the Empty Boundary (EF = LOW).

Figure 7. First Data Word Latency Timing



1. Only one of the two Write Enable inputs, $\overline{\text{WEN1}}$ or $\overline{\text{WEN2}}$, needs to go inactive to inhibit writes to the FIFO.

Figure 8. Full Flag Timing




NOTE:

1. When tskew1 ≥ minimum specification, tFRL maximum = tCLK + tskew1

tskew1 < minimum specification, tfrl maximum = 2tclk + tskew1 or tclk + tskew1

The Latency Timings apply only at the Empty Boundary ($\overline{\text{EF}}$ = LOW).


Figure 9. Empty Flag Timing



NOTES:

- 1. $m = \overline{PAF}$ offset.
- 2. 256 m words in FIFO for IDT72V201, 512 m words for IDT72V211, 1,024 m words for IDT72V221, 2,048 m words for IDT72V231, 4,096 m words for IDT72V241, 8,192 m words for IDT72V251.
- 3. ts/kew2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than ts/kew2, then PAF may not change state until the next WCLK rising edge.
- 4. If a write is performed on this rising edge of the write clock, there will be Full (m-1) words in the FIFO when PAF goes LOW.

Figure 10. Programmable Full Flag Timing



NOTES:

- 1. n = PAE offset.
- 2. tskews is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskews, then PAE may not change state until the next RCLK rising edge.
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.

Figure 11. Programmable Empty Flag Timing




Figure 12. Write Offset Registers Timing




Figure 13. Read Offset Registers Timing

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

A single IDT72V201/72V211/72V221/72V231/72V241/72V251 may be used when the application requirements are for 256/512/1,024/2,048/4,096/8,192 words or less. When these FIFOs are in a Single Device Configuration,

the Read Enable $2(\overline{REN2})$ control input can be grounded (see Figure 14). In this configuration, the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets




Figure 14. Block Diagram of Single 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags ($\overline{\text{EF}}$ and $\overline{\text{FF}}$). The partial status flags ($\overline{\text{AE}}$ and $\overline{\text{AF}}$) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by using two IDT72V201/72V211/72V221/72V231/72V241/72V251s.

Any word width can be attained by adding additional IDT72V201/72V211/72V221/72V231/72V241/72V251s.

When these devices are in a Width Expansion Configuration, the Read Enable 2 ($\overline{REN2}$) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load ($\overline{WEN2/LD}$) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 15. Block Diagram of 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18, 8,192 x 18 Synchronous FIFO Used in a Width Expansion Configuration

DEPTHEXPANSION


The IDT72V201/72V211/72V221/72V231/72V241/72V251 can be adapted to applications when the requirements are for greater than 256/512/1,024/2,048/4,096/8,192 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the

expansion logic alternate data access from one device to the next in a sequential manner. These FIFOs operate in the Depth Expansion configuration when the following conditions are met:

- The WEN2/ LD pin is held HIGH during Reset so that this pin operates a second Write Enable.
- 2. External logic is used to control the flow of data.

 Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION




NOTE:

1. Industrial temperature range is available by special order.



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com for TECH SUPPORT:
(408) 953-2523
FIFOhelp@idt.com
PFPkg: www.idt.com/docs/PSC4052.pdf
J Pkg: www.idt.com/docs/PSC4013.pdf




PACKAGE DIAGRAM OUTLINES

PLCC (Continued)


	DWG / J32-1				
romm<0	JEDE	N			
B		ΑE		N D E	
_[MIN	NOM	MAX	ĺĖ	
A	.125	.132	.140		
A1	075	.078	.095		
A2	.053	-	.068		
0	.485	.490	.495		
D1	.449	.451	.453	3,4	
D2	.195	.205	.215	5	
Е	.585	.590	.595		
ΕI	.549	.551	.553	3,4	
Ę2	.245	.255	.265	5	
ND					
NE					
Z		32			

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- △ DATUMS A—B AND —D— TO BE DETERMINED AT DATUM PLANE —H—
- ⚠ DIMENSIONS D1 AND E1 ARE TO BE DETERMINED AT DATUM PLANE _H_
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .010 PER SIDE. D1 AND E1 ARE BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- ⚠ DIMENSIONS D2 AND E2 ARE TO BE DETERMINED AT SEATING PLANE —C—CONTACT POINT
- DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .007 TOTAL MAXIMUM PER LEAD
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL
- $\underline{\mbox{\sc dimensions}}$. These dimensions determine the maximum $\,$ angle of the lead for socket applications
- 10 ALL DIMENSIONS ARE IN INCHES
- 11 This outline conforms to jedec publication 95 registration MS-016, variation ae




LAND PATTERN DIMENSIONS



	MIN	MAX		
Р	.620	.628		
P1	.454	.462		
P2	.400 BSC			
٥	.520	.562		
Q1	.354	.362		
Q2	.300 BSC			
N	32			

TOLERANCES UNLESS SPEC DECIMAL XX± XXX± XXXX± XXXX±	CIFIED ANGULAR ±	Integrated Device Technology, Inc. 2875 Stender Woy, Sente Cloro, CA 95054 PHONE: (408) 727-8118 FAX: (408) 492-8574 TMM: 910-338-2070				
APPROVALS	DATE	TITLE	PL PACKAGE OUTLINE			
DRAWN ALL	08/15/90		RECTANGULAR PLCC			
CHECKED			.050 PITCH			
	}	SIZE	DRAWING No.	REV		
		С	PSC-4013	07		




PACKAGE DIAGRAM OUTLINES

TQFP (Continued)

	DWG #		PR32-1	
45	JEDEC VARIATION			N D
WYZMOJ	8BA			
	MIN	NOM	MAX	E
Α	-	-	1.60	
A1	.05	.10	.15	
A2	1.35	1.40	1.45	
D	9.00 BSC			4
D1	7.00 BSC			5,2
E	9.00 BSC			4
E1	7.00 BSC			5,2
N	32			
e	.80 BSC			
b	.30	.37	.45	7
ъ1	.30	.35	.40	
ccc	_	-	.10	
ddd	_	-	.20	

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- ⚠ DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-
- DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE ____
- △ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm in excess of the 6 dimension at maximum material condition. Dambar cannot be located on the lower radius or the foot.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-026, VARIATION BBA



■ 4825771 0022003 36T 🖿