



# IRFP9140R/P9141R IRFP9142R/P9143R

Avalanche Energy Rated  
P-Channel Power MOSFETs

August 1991

T-39-23

**Features**

- -19A and -16A, -60V and -100V
- $r_{DS(ON)} = 0.20\Omega$  and  $0.30\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


**Description**

The IRFP9140R, IRFP9141R, IRFP9142R and IRFP9143R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

**Package**

TO-247  
TOP VIEW

**Terminal Diagram**

P-CHANNEL ENHANCEMENT MODE

**Absolute Maximum Ratings ( $T_C = 25^\circ C$ ) Unless Otherwise Specified**

|   | IRFP9140R      | IRFP9141R   | IRFP9142R   | IRFP9143R   | UNITS                |
|---|----------------|-------------|-------------|-------------|----------------------|
| Drain-Source Voltage (1) . . . . .                        | $V_{DS}$       | -100        | -60         | -100        | V                    |
| Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) . . . . . | $V_{DGR}$      | -100        | -60         | -100        | V                    |
| Continuous Drain Current                                  |                |             |             |             |                      |
| $T_C = 25^\circ C$ . . . . .                              | $I_D$          | -19         | -19         | -16         | A                    |
| $T_C = 100^\circ C$ . . . . .                             | $I_D$          | -12         | -12         | -10         | A                    |
| Pulsed Drain Current (3) . . . . .                        | $I_{DM}$       | -76         | -76         | -64         | A                    |
| Gate-Source Voltage . . . . .                             | $V_{GS}$       | $\pm 20$    | $\pm 20$    | $\pm 20$    | V                    |
| Maximum Power Dissipation . . . . .                       | $P_D$          | 150         | 150         | 150         | W                    |
| (See Figure 14)   |                |             |             |             |                      |
| Linear Derating Factor . . . . .                          |                | 1.2         | 1.2         | 1.2         | $W/\text{ }^\circ C$ |
| (See Figure 14)   |                |             |             |             |                      |
| Single Pulse Avalanche Energy Rating (4) . . . . .        | $E_{as}$       | 960         | 960         | 960         | mJ                   |
| Operating and Storage Junction . . . . .                  | $T_J, T_{STG}$ | -55 to +150 | -55 to +150 | -55 to +150 | $^\circ C$           |
| Temperature Range   |                |             |             |             |                      |
| Maximum Lead Temperature for Soldering . . . . .          | $T_L$          | 300         | 300         | 300         | $^\circ C$           |
| (0.063" (1.6mm) from case for 10s)                        |                |             |             |             |                      |

**NOTES:**

1.  $T_J = +25^\circ C$  to  $+150^\circ C$
2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ C$ ,  $L = 4.2mH\mu$ ,  $R_G = 25\Omega$ , Peak  $I_L = 19A$   
(See Figures 15 and 16)


CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.  
Copyright © Harris Corporation 1991

File Number 2292

## Specifications IRFP9140R, IRFP9141R, IRFP9142R, IRFP9143R

Electrical Characteristics  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

T-39-23

| CHARACTERISTIC   | SYMBOL              | TEST CONDITIONS   | LIMITS   |      |      | UNITS         |    |
|--|---------------------|---|--|------|------|---------------|----|
|  |                     |   | MIN  | TYP  | MAX  |               |    |
| Drain-Source Breakdown Voltage<br>IRFP9140R, IRFP9142R<br>IRFP9141R, IRFP9143R                   | BV <sub>DSS</sub>   | $V_{GS} = 0V, I_D = -250\mu\text{A}$  | -100   | -    | -    | V             |    |
|  |                     |   | -60  | -    | -    | V             |    |
| Gate Threshold Voltage   | $V_{GS(\text{TH})}$ | $V_{DS} = V_{GS}, I_D = -250\mu\text{A}$  | -2.0   | -    | -4.0 | V             |    |
| Gate-Source Leakage Forward  | $I_{GSS}$           | $V_{GS} = 20V$  | -  | -    | 100  | nA            |    |
| Gate-Source Leakage Reverse  | $I_{GSS}$           | $V_{GS} = -20V$   | -  | -    | -100 | nA            |    |
| Zero Gate Voltage Drain Current  | $I_{DSS}$           | $V_{DS} = \text{Max Rating}, V_{GS} = 0V$   | -  | -    | 250  | $\mu\text{A}$ |    |
|  |                     | $V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$  | -  | -    | 1000 | $\mu\text{A}$ |    |
| On-State Drain Current (Note 2)<br>IRFP9140R, IRFP9141R<br>IRFP9142R, IRFP9143R                  | $I_{D(\text{ON})}$  | $V_{DS} > I_{D(\text{ON})} \times I_{DS(\text{ON})} \text{ Max}, V_{GS} = -10V$   | -19  | -    | -    | A             |    |
|  |                     |   | -16  | -    | -    | A             |    |
| Static Drain-Source On-State Resistance (Note 2)<br>IRFP9140R, IRFP9141R<br>IRFP9142R, IRFP9143R | $r_{DS(\text{ON})}$ | $V_{GS} = -10V, I_D = -10A$   | -  | 0.14 | 0.20 | $\Omega$      |    |
|  |                     |   | -  | 0.20 | 0.30 | $\Omega$      |    |
| Forward Transconductance (Note 2)  | $g_{fs}$            | $V_{DS} \leq -50V, I_D = -10A$  | 5.3  | 7.9  | -    | S(Ω)          |    |
| Input Capacitance  | $C_{ISS}$           | $V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$   | -  | 1200 | -    | pF            |    |
| Output Capacitance   | $C_{OSS}$           | See Figure 10   | -  | 570  | -    | pF            |    |
| Reverse Transfer Capacitance   | $C_{RSS}$           | -   | 160  | -    | -    | pF            |    |
| Turn-On Delay Time   | $t_{d(\text{ON})}$  | $V_{DD} = -50V, I_D = -19A, R_G = 9.1\Omega$<br>See Figure 17. (MOSFET switching times are essentially independent of operating temperature.) | -  | 16   | 20   | ns            |    |
| Rise Time  | $t_r$               | -   | 65   | 100  | -    | ns            |    |
| Turn-Off Delay Time  | $t_{d(\text{OFF})}$ | -   | 47   | 70   | -    | ns            |    |
| Fall Time  | $t_f$               | -   | 28   | 70   | -    | ns            |    |
| Total Gate Charge (Gate-Source + Gate-Drain)   | $Q_g$               | $V_{GS} = -10V, I_D = -19A, V_{DS} = 0.8 \text{ Max Rating}$ . See Figure 18 for test circuit.  | -  | 37   | 55   | nc            |    |
| Gate-Source Charge   | $Q_{gs}$            | (Gate charge is essentially independent of operating temperature.)  | -  | 8.7  | -    | nc            |    |
| Gate-Drain ("Miller") Charge   | $Q_{gd}$            | -   | 22   | -    | -    | nc            |    |
| Internal Drain Inductance  | $L_D$               | Measured between contact screw on header that is closer to source & gate pins & center of die.  | Modified MOSFET symbol showing the internal device inductances.<br> | -    | 5.0  | -             | nH |
| Internal Source Inductance   | $L_S$               | Measured from the source pin, 6mm (0.25") from header & source bonding pad.   |  | -    | 13   | -             | nH |
| Junction-to-Case   | $R_{JC}$            | -   | -  | -    | 0.83 | °C/W          |    |
| Case-to-Sink   | $R_{CS}$            | Mounting surface flat, smooth and greased   | -  | 0.1  | -    | °C/W          |    |
| Junction-to-Ambient  | $R_{JA}$            | Free Air Operation  | -  | -    | 30   | °C/W          |    |

5  
P-CHANNEL  
POWER MOSFETS

## Source Drain Diode Ratings and Characteristics






|  |          |  |     |     |      |               |
|--|----------|--|-----|-----|------|---------------|
| Continuous Source Current (Body Diode)     | $I_S$    | Modified MOSFET symbol showing the integral reverse P-N junction rectifier.                      | -   | -   | -19  | A             |
| Pulse Source Current (Body Diode) (Note 3) | $I_{SM}$ | -  | -   | -   | -76  | A             |
| Diode Forward Voltage (Note 2)             | $V_{SD}$ | $T_J = +25^\circ\text{C}, I_S = -19A, V_{GS} = 0V$   | -   | -   | -1.5 | V             |
| Reverse Recovery Time                      | $t_{rr}$ | $T_J = +25^\circ\text{C}, I_F = -18A, dI_F/dt = 100A/\mu\text{s}$                                | -   | 210 | -    | ns            |
| Reverse Recovered Charge                   | $Q_{RR}$ | -  | 2.0 | -   | -    | $\mu\text{C}$ |
| Forward Turn-on Time                       | $t_{ON}$ | Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ . | -   | -   | -    | -             |







NOTES: 1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$   
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4.  $V_{DD} = 50V$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 4.2\text{mH}\mu$ ,  $R_G = 25\Omega$ , Peak  $I_L = 19A$  (See Figures 15 and 16)

T-39-23





5  
P-CHANNEL  
POWER MOSFETS







Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.