

L7C185 8K x 8 Static RAM (Low Power)

FEATURES

- □ 8K x 8 Static RAM with Chip Select Powerdown, Output Enable
- □ Auto-PowerdownTM Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 12 ns maximum
- ☐ Low Power Operation Active:

425 mW typical at 25 ns Standby (typical): 400μW (L7C185) 200 μW (L7C185-L)

- ☐ Data Retention at 2 V for Battery **Backup Operation**
- DESC SMD No. 5962-38294
- □ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT7164, Cypress CY7C185/186
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOI
 - 28-pin Ceramic Flatpack
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C185 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C185 is 425 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) for the L7C185 and 50 mW (typical) for the L7C185-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low


as 2 V. The L7C185 and L7CL185-L consume only 30 µW and 15 µW (typical) respectively at 3 V, allowing effective battery backup operation.

The L7C185 provides asynchronous (unclocked) operation with matching access and cycle times. Two Chip Enables (one active-low) and a threestate I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12. Reading from a designated location is accomplished by presenting an address and driving CE1 and OE LOW, and CE2 and WE HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when $\overline{CE1}$ or \overline{OE} is HIGH, or CE2 or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low $\overline{\text{CE}_1}$ and $\overline{\text{WE}}$ inputs are both LOW, and CE2 is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C185 can withstand an injection current of up to 200 mA on any pin without damage.



= 64K Static RAMs



8K x 8 Static RAM (Low Power)

Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	
Input signal with respect to ground	
Signal applied to high impedance output	
Output current into low outputs	
Latchup current	> 200 mA

RATING CONDITIONS To meet spec	ified electrical and switching character	stics
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V
Active Operation, Industrial	-40°C to +85°C	4.5 V ≤ V CC ≤ 5.5 V
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V
Data Retention, Industrial	-40°C to +85°C	2.0 V ≤ V CC ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

				L7C18	5	L	.7C185	L	
Symbol	Parameter	Test Condition	Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	VCC = 4.5 V, IOH = -4.0 mA	2.4			2.4			v
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V iH	Input High Voltage		2.2		V CC +0.3	2.2		V cc +0.3	V
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	-10		+10	μА
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μA
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25		10	15	mA
lcc3	Vcc Current, CMOS Standby	(Note 8)		80	300		40	150	μΑ
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150		5	50	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5			5	рF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	рF

				L	7C185-		
Symbol	Parameter	Test Condition	25	20	15	12	Unit
icc1	Vcc Current, Active	(Note 6)	115	135	160	195	mA

64K Static RAMs

🖿 5565905 0003278 041 **=**


3-30





8K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

					L7C	185-			
		2	5	2	0	1	15	1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Read Cycle Time	25		20		15		12	
tavqv	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12
taxax	Address Change to Output Change	3		3	-	3		3	
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3	
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5
t oLQV	Output Enable Low to Output Valid		12		10		8		6
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0	
t onqz	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		20
tchvl	Chip Enable High to Data Retention (Note 10)	0		0		0		0	







= 64K Static RAMs


■ 5565905 0003279 T&& |


3-31

VICES INCORPORATED 8K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

					L7C	185-			
		2	5	2	0	1	15	1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	20		20		15		12	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10	
tavew	Address Valid to Beginning of Write Cycle	0		0		0		0	
tavew	Address Valid to End of Write Cycle	15		15		12		10	
tEWAX	End of Write Cycle to Address Change	0		0		0	1	0	
twlew	Write Enable Low to End of Write Cycle	15		15		12		10	
tovew	Data Valid to End of Write Cycle	10		10		7		6	
tewdx	End of Write Cycle to Data Change	0		0		0		0	
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twlqz	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4





= 64K Static RAMs

■ 5565905 0003280 7TT

3-32

8K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND ≤ VOUT ≤ VCC. The device is disabled, i.e., $\overline{CE1} = VCC$, CE2 = GND.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE_1} \le V_{1L}$, $\overline{CE_2} \ge V_{1H}$, $\overline{WE} \le V_{1L}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{CE_1} \ge V_{IH}$, $CE_2 \le V_{IL}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE1} = VCC$, CE2 = GND. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE1 must be \geq VCC - 0.2 V or CE2 must be \leq 0.2 V. All other inputs must meet $VIN \ge VCC - 0.2 \text{ V or}$ **V**IN ≤ 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to CE1, CE2, and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{CE_1}$ low, CE2 high).
- 15. All address lines are valid prior-to or coincident-with the CE1 and CE2 transition
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{\text{CE}_1}$ and $\overline{\text{CE}_2}$ active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of $\overline{CE_1}$ and CE_2 going active. the output remains in a high impedance
- 18. If CE1 and CE2 goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of CE2 (CE1 active) or the falling edge of CE1 (CE2 active).
- b. Falling edge of WE (CE1, CE2 active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line (CE1, CE2, and WE active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE1, CE2, or WE must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be







= 64K Static RAMs



5565905 0003281 636 📟

3-33



8K x 8 Static RAM (Low Power)

OR	DERING INFORMA	TION		
28-	-pin — 0.3" wide		28-pin — 0.6" wide	
	NC	28	NC	28 Voc 27 WE 26 CE2 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE1 19 I/O7 18 I/O6 17 I/O5 16 I/O4 15 I/O3
	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P9)	Ceramic DIP (C6)
0°C	to +70°C — Commencia	L'SCREENING		
	L7C185PC20*	L7C185CC20*	L7C185NC20*	L7C185IC20*
	L7C185PC15*	L7C185CC15*	L7C185NC15*	L7C185IC15*

C — COMMERCIAL SCR	EENING	944667. W.W.C. # 57-77410	
85PC20*		ara replete i depletes serbandaren era elikuat itali.	
/O. U_U	L7C185CC20*	L7C185NC20*	L7C185IC20*
35PC15*	L7C185CC15*	L7C185NC15*	L7C185IC15*
35PC12*	L7C185CC12*	L7C185NC12*	L7C185IC12*
15°C — COMMERCIAL S	CREENING		
85PI20*		L7C185NI20*	1
85PI15*		L7C185NI15*	
85PI12*		L7C185NI12*	
125°C — COMMERCIAL	Screening		
	L7C185CM25*		L7C185IM25*
	L7C185CM20*		L7C185IM20*
	L7C185CM15*		L7C185IM15*
25°C — MIL-STD-88	3 COMPLIANT	printed by the control of the contro	
	L7C185CMB25*		L7C185IMB25*
	L7C185CMB20*		L7C185IMB20*
	L7C185CMB15*		L7C185IMB15*
	85PI20* 85PI15* 85PI12* 125°C — Commercial	### 185°C — COMMERCIAL SCREENING ##################################	### Page 125°C — Commercial Screening ##################################

3-34

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185CMB15L)

= 64K Static RAMs




5565905 0003282 572





8K x 8 Static RAM (Low Power)



*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185MMB15L)

==== 64K Static RAMs

L7C185MMB20*

L7C185MMB15*

5565905 0003283 409 🖿

20 ns

15 ns

3-35



8K x 8 Static RAM (Low Power)

	28-pin	32-pin
	A6 WE WE	A A A A A A C C C C C C C C C C C C C C
	NC 3 2 1 28 27 26 CE2	A6 5 4 3 2 11 32 31 30 29 A8
ŀ	NC 24 1.1 26 CE2 A5 25 A8	A5 \ 6 \ 28 \ A9
- [A4 \ 6 24 \ A9	A4 27 27 A11
ļ	$A_{3} = A_{3} = A_{3$	A_3 A_2 A_3 A_2 A_3 A_3 A_4 A_5
١	$A_1 \downarrow S_9$ View $A_1 \downarrow A_{10}$	A ₁ 5 ₁₀ View 24 A ₁₀
	Ao \$10 20 \$ CE1	A ₀ \$11 23 CE1 NC \$12 22 1/07
	I/Oo }11	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	13 14 15 16 17	14 15 16 17 18 19 20
	JV02 IV03 IV04 IV05	NO N
	C	
-		
١		
-		
- 1		
- 1		
	Ceramic Leadless Chip Carrier	Ceramic Leadless Chip Carrier
∌d	(K5)	(K7)
	Ceramic Leadless Chip Carrier (K5) 0°C to +70°C — COMMERCIAL SCREENING L7C185KC20*	(K7)
ıs ıs	(K5) 0°C to +70°C — Commercial Screening L7C185KC20* L7C185KC15*	(K7) L7C185TC20* L7C185TC15*
ıs ıs	(K5) 0°C to +70°C — Commercial Screening L7C185KC20*	(K7) L7C185TC20*
ns ns ns	(K5) 0°C to +70°C — Commercial Screening L7C185KC20* L7C185KC15*	(K7) L7C185TC20* L7C185TC15*
ns ns ns	(K5) 0°C to +70°C — Commercial Screening L7C185KC20* L7C185KC15* L7C185KC12*	L7C185TC20* L7C185TC15* L7C185TC12*
15 15 15 15 15	(K5) 0°C to +70°C — Commercial Screening L7C185KC20* L7C185KC15* L7C185KC12*	L7C185TC20* L7C185TC15* L7C185TC12*
15 15 15 15 15	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C185KC20* L7C185KC15* L7C185KC12* -40°C to +85°C — COMMERCIAL SCREENING	L7C185TC20* L7C185TC15* L7C185TC12*
ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C185KC20* L7C185KC15* L7C185KC12* -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING	L7C185TC20* L7C185TC15* L7C185TC12*
ns ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C185KC20* L7C185KC15* L7C185KC12* -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C185KM25*	L7C185TC20* L7C185TC12* L7C185TC12*
ns ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C185KC20* L7C185KC15* L7C185KC12* -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C185KM25* L7C185KM20*	L7C185TC20* L7C185TC12* L7C185TC12* L7C185TM25* L7C185TM25* L7C185TM20*
ed ns ns ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C185KC20* L7C185KC15* L7C185KC12* -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C185KM25* L7C185KM20* L7C185KM15*	L7C185TC20* L7C185TC12* L7C185TC12* L7C185TM25* L7C185TM25* L7C185TM20* L7C185TM15*
15 15 15 15 15 15 15 15	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C185KC20° L7C185KC15° L7C185KC12° -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C185KM25° L7C185KM20° L7C185KM15° -55°C to +125°C — MIL-STD-883 COMPLIANT	L7C185TM25* L7C185TM25* L7C185TM25* L7C185TM25* L7C185TM20* L7C185TM20* L7C185TM15*
ns ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C185KC20* L7C185KC15* L7C185KC12* -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C185KM25* L7C185KM20* L7C185KM15*	L7C185TC20* L7C185TC12* L7C185TC12* L7C185TM25* L7C185TM25* L7C185TM20* L7C185TM15*

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185KMB15L)

64K Static RAMs

5565905 0003284 345 📟

3-36