

# mos integrated circuit $\mu$ PD42S17405L, 4217405L

## 3.3 V OPERATION 16 M-BIT DYNAMIC RAM 4 M-WORD BY 4-BIT, EDO

#### Description

The  $\mu$ PD42S17405L, 4217405L are 4,194,304 words by 4 bits CMOS dynamic RAMs with optional EDO.

EDO is a kind of the page mode and is useful for the read operation.

Besides, the  $\mu$ PD42S17405L can execute  $\overline{CAS}$  before  $\overline{RAS}$  self refresh.

The  $\mu$ PD42S17405L, 4217405L are packaged in 26-pin plastic TSOP (II) and 26-pin plastic SOJ.

#### **Features**

- EDO (Hyper page mode)
- 4,194,304 words by 4 bits organization
- Single +3.3 V ±0.3 V power supply
- · Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	EDO (Hyper page mode) cycle time (MIN.)
μPD42S17405L-A50, 4217405L-A50	660 mW	50 ns	84 ns	20 ns
μPD42S17405L-A60, 4217405L-A60	360 mW	60 ns	104 ns	25 ns
μPD42S17405L-A70, 4217405L-A70	324 mW	70 ns	124 ns	30 ns

•  $\mu$ PD42S17405L can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μPD42S17405L	2,048 cycles/128 ms	CAS before RAS self refresh CAS before RAS refresh RAS only refresh Hidden refresh	0.54 mW (CMOS level input)
μPD4217405L	2,048 cycles/32 ms	CAS before RAS refresh RAS only refresh Hidden refresh	1.8 mW (CMOS level input)

The information in this document is subject to change without notice.

\*



# **★** Ordering Information


Part number	Access time (MAX.)	Package	Refresh
μPD42S17405LG3-A50-7JD	50 ns	26-pin plastic TSOP (II)	CAS before RAS self refresh
μPD42S17405LG3-A60-7JD	60 ns	(300 mil)	CAS before RAS refresh
μPD42S17405LG3-A70-7JD	70 ns		RAS only refresh Hidden refresh
μPD42S17405LLA-A50	50 ns	26-pin plastic SOJ	
μPD42S17405LLA-A60	60 ns	(300 mil)	
μPD42S17405LLA-A70	70 ns		
μPD4217405LG3-A50-7JD	50 ns	26-pin plastic TSOP (II)	CAS before RAS refresh
μPD4217405LG3-A60-7JD	60 ns	(300 mil)	RAS only refresh
μPD4217405LG3-A70-7JD	70 ns		Hidden refresh
μPD4217405LLA-A50	50 ns	26-pin plastic SOJ	
μPD4217405LLA-A60	60 ns	(300 mil)	
μPD4217405LLA-A70	70 ns		


2

#### Pin Configurations (Marking Side)

#### 26-pin Plastic TSOP (II) (300 mil)

#### 26-pin Plastic SOJ (300 mil)





A0 to A10 : Address Inputs

I/O1 to I/O4: Data Inputs/Outputs

RAS : Row Address Strobe

CAS : Column Address Strobe

WE : Write Enable

OE : Output Enable


Vcc : Power Supply

GND : Ground

NC : No Connection



#### **Block Diagram**



## **Input/Output Pin Functions**

The  $\mu$ PD42S17405L, 4217405L have input pins  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$ , A0 to A10 and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
RAS (Row address strobe)	Input	RAS activates the sense amplifier by latching a row address and selecting a corresponding word line.  It refreshes memory cell array of one line selected by the row address.  It also selects the following function.  • CAS before RAS refresh
CAS (Column address strobe)	Input	CAS activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A10 (Address inputs)	Input	Address bus.  Input total 22-bit of address signal, upper 11-bit and lower 11-bit in sequence (address multiplex method).  Therefore, one word is selected from 4,194,304-word by 4-bit memory cell array.  In actual operation, latch row address by specifying row address and activating RAS.  Then, switch the address bus to column address and activate CAS.  Each address is taken into the device when RAS and CAS are activated.  Therefore, the address input setup time (task, task) and hold time (trah, tcah) are specified for the activation of RAS and CAS.
WE (Write enable)	Input	Write control signal.  Write operation is executed by activating RAS, CAS and WE.
OE (Output enable)	Input	Read control signal.  Read operation can be executed by activating RAS, CAS and OE.  If WE is activated during read operation, OE is to be ineffective in the device.  Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data inputs/outputs)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.

5



#### Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

#### 1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next  $\overline{\text{CAS}}$  cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the  $\overline{\text{CAS}}$  cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the  $\overline{\text{CAS}}$  cycle time becomes shorter.

#### 2. The CAS cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.

In the hyper page mode (EDO), due to the data extend function, the  $\overline{CAS}$  cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose trac is 60 ns as an example, the  $\overline{\text{CAS}}$  cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one RAS cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

#### Hyper Page Mode (EDO) Read Cycle RAS **t**OFR CAS torc Address Col.B Row Col.A Col.C **t**RAC **t**RCH **t**AA **t**AA **t**AA tcac twpz tcac tcac trri **t**och tcho tосн twF2 **t**OFF **t**OEP tcHO | **t**OFA **t**OEA VIH-ŌE VILtolz **t**DHC tclz tclz toez toez toez Hi - Z Data out A Data out B

#### Cautions when using the hyper page mode (EDO)

- 1. CAS access should be used to operate the MIN. value.
- 2. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on the state of each signal.
  - (1) Both RAS and CAS are inactive (at the end of read cycle)

WE: inactive, OE: active

torc is effective when  $\overline{RAS}$  is inactivated before  $\overline{CAS}$  is inactivated.

tofr is effective when  $\overline{CAS}$  is inactivated before  $\overline{RAS}$  is inactivated.

The slower of topc and tope becomes effective.

(2) Both  $\overline{RAS}$  and  $\overline{CAS}$  are active or either  $\overline{RAS}$  or  $\overline{CAS}$  is active (in read cycle)

WE, OE: inactive .... toez is effective.

Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)

WE, OE: active and either trrh or trch must be met ..... twez and twpz are effective.

The faster of toez and twez becomes effective.

The faster of (1) and (2) becomes effective.

- 3. In read cycle, the effective specification depends on the state of  $\overline{CAS}$  signal when controlling data output with the  $\overline{OE}$  signal.
  - (1)  $\overline{CAS}$ : inactive,  $\overline{OE}$ : active ..... tcho is effective.
  - (2) CAS, OE: active .... toch is effective.



#### **Electrical Specifications**

- All voltages are referenced to GND.
- After power up (Vcc ≥ Vcc (MIN.)), wait more than 100 μs (RAS, CAS inactive) and then, execute eight CAS before RAS only refresh cycles as dummy cycles to initialize internal circuit.

#### **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	VT		-0.5 to +4.6	V
Supply voltage	Vcc		-0.5 to +4.6	V
Output current	lo		20	mA
Power dissipation	Po		1	W
Operating ambient temperature	TA		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### **Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc		3.0	3.3	3.6	٧
High level input voltage	Vih		2.0		Vcc + 0.3	V
Low level input voltage	VIL		-0.3		+0.8	V
Operating ambient temperature	TA		0		70	°C

#### Capacitance ( $T_A = 25$ °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cıı	Address			5	pF
	C <sub>12</sub>	RAS, CAS, WE, OE			7	
Data input/output capacitance	<b>C</b> 1/0	I/O			7	pF

8

#### **★** DC Characteristics (Recommended operating conditions unless otherwise noted)

F	Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating of	current	Icc1	RAS, CAS cycling	trac = 50 ns		120	mA	1, 2, 3
			trc = trc (MIN.), Io = 0 mA	trac = 60 ns		100		
				trac = 70 ns		90		
Standby	μPD42S17405L	Icc2	$\overline{RAS}$ , $\overline{CAS} \ge V_{IH (MIN.)}$ , $Io = 0 mA$			0.5	mA	
current			$\overline{RAS}$ , $\overline{CAS} \ge Vcc - 0.2 \text{ V}$ , $Io = 0 \text{ r}$	nA		0.15		
	μPD4217405L		$\overline{RAS}$ , $\overline{CAS} \ge V_{IH (MIN.)}$ , $Io = 0 mA$			2.0		
			$\overline{RAS}$ , $\overline{CAS} \ge Vcc - 0.2 \text{ V, lo} = 0 \text{ r}$	nA		0.5		
RAS only r	efresh current	Іссз	RAS cycling, CAS ≥ V <sub>IH (MIN.)</sub>	trac = 50 ns		120	mA	1, 2, 3 ,4
			trc = trc (MIN.), lo = 0 mA	trac = 60 ns		100		
				trac = 70 ns		90		
Operating of	current	Icc4	RAS ≤ V <sub>IL (MAX.)</sub> , CAS cycling	trac = 50 ns		100	mA	1, 2, 5
(Hyper pag	e mode (EDO))		thec = thec (MIN.), lo = 0 mA	trac = 60 ns		90		
				trac = 70 ns		80		
CAS before	RAS	Icc5	RAS cycling	trac = 50 ns		120	mA	1, 2
refresh cur	rent		trc = trc (MIN.), lo = 0 mA	trac = 60 ns		100		
				trac = 70 ns		90		
		Icc <sub>6</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $\text{trc} = 62.5 \ \mu\text{s}$ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ : $\text{Vcc} - 0.2 \ \text{V} \le \text{V}_{\text{IH}} \le \text{V}_{\text{IH}} \ \text{(MAX.)}$ $0 \ \text{V} \le \text{VIL} \le 0.2 \ \text{V}$	tras ≤ 300 ns		400	μΑ	1, 2
			Standby: RAS, CAS ≥ Vcc − 0.2 V  Address: Vih or ViL WE, OE: Vih Io = 0 mA	tras ≤ 1 µs		450	μА	1, 2
CAS before self refresh (only for th		Icc7	$\label{eq:RAS} \begin{array}{l} \overline{RAS}, \ \overline{CAS}; \\ t_{RASS} = 5 \ ms \\ V_{CC} - 0.2 \ V \leq V_{IH} \leq V_{IH \ (MAX.)} \\ 0 \ V \leq V_{IL} \leq 0.2 \ V \\ I_{O} = 0 \ mA \end{array}$			200	μΑ	2
Input leaka	ge current	lı (L)	V <sub>I</sub> = 0 to 3.6 V All other pins not under test = 0 V		<b>-</b> 5	+5	μΑ	
Output leak	kage current	lo (L)	Vo = 0 to 3.6 V Output is disabled (Hi-Z)		<b>-</b> 5	+5	μΑ	
High level	output voltage	Vон	lo = -2.0 mA		2.4		V	
Low level of	output voltage	Vol	Io = +2.0 mA			0.4	V	

Notes 1. Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (tRc and tHPC).


- 2. Specified values are obtained with outputs unloaded.
- 3. Icc1 and Icc3 are measured assuming that address can be changed once or less during  $\overline{RAS} \le V_{IL \, (MAX.)}$  and  $\overline{CAS} \ge V_{IH \, (MIN.)}$ .
- 4. Icc3 is measured assuming that all column address inputs are held at either high or low.
- 5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.




#### \* AC Characteristics (Recommended Operating Conditions unless otherwise noted)

#### **AC Characteristics Test Conditions**


#### (1) Input timing specification



#### (2) Output timing specification



#### (3) Output load condition



#### Common to Read, Write, Read Modify Write Cycle

		Symbol	trac =	50 ns	trac =	60 ns	trac =	70 ns		
Parameter	Parameter		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Notes
Read / Write cycle time		trc	84	_	104	_	124	_	ns	
RAS precharge time		<b>t</b> RP	30	_	40	_	50	_	ns	
CAS precharge time		tcpn	7	_	10	_	10	_	ns	
RAS pulse width		tras	50	10,000	60	10,000	70	10,000	ns	1
CAS pulse width		tcas	7	10,000	10	10,000	12	10,000	ns	
RAS hold time		tпsн	10	_	15	_	20	_	ns	
CAS hold time		tсsн	38	_	45	_	50	_	ns	
RAS to CAS delay time		trcd	11	37	14	45	14	52	ns	2
RAS to column address delay time	ne	trad	9	25	12	30	12	35	ns	2
CAS to RAS precharge time		tcrp	5	_	5	_	5	_	ns	3
Row address setup time		tasr	0	_	0	_	0	_	ns	
Row address hold time		<b>t</b> rah	7	_	10	_	10	_	ns	
Column address setup time		tasc	0	_	0	_	0	_	ns	
Column address hold time		<b>t</b> CAH	7	_	10	_	12	_	ns	
OE lead time referenced to RAS	5	toes	0	_	0	_	0	_	ns	
CAS to data setup time		tclz	0	_	0	_	0	_	ns	
OE to data setup time		tolz	0	_	0	_	0	_	ns	
OE to data delay time		toed	10	_	13	-	15	_	ns	
Transition time (rise and fall)		t⊤	1	50	1	50	1	50	ns	
Refresh time	μPD42S17405L	tref	_	128	ı	128	_	128	ms	4
	μPD4217405L		_	32	_	32	_	32		

**Notes 1.** In  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, tras (MAX.) is 100  $\mu$ s.

If 10  $\mu$ s < tras < 100  $\mu$ s,  $\overline{RAS}$  precharge time for  $\overline{CAS}$  before  $\overline{RAS}$  self refresh (trps) is applied.

2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
$t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	trac (MAX.)	trac (MAX.)
trad > trad (MAX.) and trcd ≤ trcd (MAX.)	taa (max.)	trad + taa (max.)
trcd > trcd (MAX.)	tcac (MAX.)	trcd + tcac (MAX.)

 $t_{RAD\,(MAX.)}$  and  $t_{RCD\,(MAX.)}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trac, taa or tcac) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \ge t_{RAD\,(MAX.)}$  and  $t_{RCD} \ge t_{RCD\,(MAX.)}$  will not cause any operation problems.

- **3.** tcrp (MIN.) requirement is applied to  $\overline{RAS}$ ,  $\overline{CAS}$  cycles.
- **4.** This specification is applied only to the  $\mu$ PD42S17405L.

#### **Read Cycle**

Parameter.		trac = 50 ns		trac = 60 ns		trac = 70 ns		11.2	Neter
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Notes
Access time from RAS	<b>t</b> rac	-	50	-	60	ı	70	ns	1
Access time from CAS	<b>t</b> CAC	_	13	_	15	ı	18	ns	1
Access time from column address	<b>t</b> AA	-	25	-	30	-	35	ns	1
Access time from OE	<b>t</b> oea	-	13	-	15	ı	18	ns	
Column address lead time referenced to RAS	<b>t</b> RAL	25	-	30	-	35	-	ns	
Read command setup time	trcs	0	-	0	-	0	-	ns	
Read command hold time referenced to RAS	<b>t</b> rrh	0	-	0	_	0	-	ns	2
Read command hold time referenced to CAS	<b>t</b> RCH	0	-	0	-	0	-	ns	2
Output buffer turn-off delay time from OE	toez	0	10	0	13	0	15	ns	3
CAS hold time to OE	tсно	5	_	5	_	5	_	ns	4

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
trad ≤ trad (MAX.) and trcd ≤ trcd (MAX.)	trac (MAX.)	trac (Max.)
trad > trad (MAX.) and trcd ≤ trcd (MAX.)	taa (max.)	trad + taa (max.)
trcd > trcd (MAX.)	tcac (MAX.)	trcd + tcac (MAX.)

 $t_{RAD\,(MAX.)}$  and  $t_{RCD\,(MAX.)}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \ge t_{RAD\,(MAX.)}$  and  $t_{RCD} \ge t_{RCD\,(MAX.)}$  will not cause any operation problems.

- 2. Either trch (MIN.) or trrh (MIN.) should be met in read cycles.
- **3.** toez(MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to VoH or VoL.
- **4.** WE: inactive (in read cycle)

CAS: inactive, OE: active ..... tcho is effective.

CAS, OE: active .... toch is effective.



#### Write Cycle

Parameter		trac = 50 ns		trac = 60 ns		trac = 70 ns		I Imit	Natas
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Notes
WE hold time referenced to CAS	twcн	7	-	10	-	10	_	ns	1
WE pulse width	twp	7	-	10	-	10	_	ns	1
WE lead time referenced to RAS	trwL	10	_	15	_	20	_	ns	
WE lead time referenced to CAS	tcwL	7	_	10	_	12	_	ns	
WE setup time	twcs	0	-	0	-	0	_	ns	2
OE hold time	toeh	0	_	0	_	0	_	ns	
Data-in setup time	tos	0	_	0	-	0	_	ns	3
Data-in hold time	tон	7	_	10	_	10	_	ns	3

- **Notes 1.** twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
  - 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  - 3. tds (MIN.) and tdh (MIN.) are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.

#### Read Modify Write Cycle

Parameter		trac = 50 ns		trac = 60 ns		trac = 70 ns			Ī., ,
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit N	Note
Read modify write cycle time	trwc	107	_	133	-	157	_	ns	
RAS to WE delay time	trwd	64	-	77	-	89	-	ns	1
CAS to WE delay time	tcwd	27	-	32	-	37	-	ns	1
Column address to WE delay time	tawd	39	-	47	-	54	-	ns	1

Note 1. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

If trwd ≥ trwd (MIN.), tcwd ≥ tcwd (MIN.), tawd ≥ tawd (MIN.) and tcpwd ≥ tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

12

#### Hyper Page Mode (EDO)

P		trac = 50 ns		trac = 60 ns		trac = 70 ns			Niera
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Notes
Read / Write cycle time	<b>t</b> HPC	20	_	25	_	30	_	ns	1
RAS pulse width	<b>t</b> rasp	50	125,000	60	125,000	70	125,000	ns	
CAS pulse width	thcas	7	10,000	10	10,000	12	10,000	ns	
CAS precharge time	<b>t</b> CP	7	_	10	_	10	_	ns	
Access time from CAS precharge	<b>t</b> acp	_	30	_	35	-	40	ns	
CAS precharge to WE delay time	tcpwd	41	_	52	_	59	-	ns	2
RAS hold time from CAS precharge	trhcp	30	_	35	_	40	_	ns	
Read modify write cycle time	thprwc	52	-	66	-	75	_	ns	
Data output hold time	<b>t</b> DHC	5	-	5	-	5	_	ns	
OE to CAS hold time	tосн	5	_	5	_	5	_	ns	3
OE precharge time	toep	5	_	5	_	5	_	ns	
Output buffer turn-off delay from WE	twez	0	10	0	13	0	15	ns	4,5
WE pulse width	twpz	7	_	10	_	10	_	ns	5
Output buffer turn-off delay from RAS	tofr	0	10	0	13	0	15	ns	4,5
Output buffer turn-off delay from CAS	torc	0	10	0	13	0	15	ns	4,5

**Notes 1.** the (MIN.) is applied to  $\overline{CAS}$  access.

2. If twos ≥ twos (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwb ≥ trwb (MIN.), tcwb ≥ tcwb (MIN.), tawb ≥ tawb (MIN.) and tcpwb ≥ tcpwb (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

3. WE: inactive (in read cycle)

CAS: inactive, OE: active ..... tcho is effective.

CAS, OE: active ..... toch is effective.

**4.** topc (MAX.), topk (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to Voh or Vol.

**5.** To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.

(1) Both RAS and CAS are inactive (at the end of the read cycle)

WE: inactive, OE: active

torc is effective when RAS is inactivated before CAS is inactivated.

tofr is effective when CAS is inactivated before RAS is inactivated.

The slower of torc and tork becomes effective.

(2) Both  $\overline{RAS}$  and  $\overline{CAS}$  are active or either  $\overline{RAS}$  or  $\overline{CAS}$  is active (in read cycle)

WE, OE: inactive ..... toez is effective.

Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)

WE, OE: active and either trrh or trch must be met ..... twez and twpz are effective.

The faster of toez and twez becomes effective.

The faster of (1) and (2) becomes effective.




## Refresh Cycle

Parameter		trac = 50 ns		trac = 60 ns		trac = 70 ns		11-1	Nata
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Note
CAS setup time	tcsr	5	-	5	-	5	_	ns	
CAS hold time (CAS before RAS refresh)	<b>t</b> CHR	10	-	10	-	10	_	ns	
RAS precharge CAS hold time		5	-	5	-	5	_	ns	
RAS pulse width (CAS before RAS self refresh)		100	-	100	-	100	_	μs	1
RAS precharge time (CAS before RAS self refresh)		90	_	110	_	130	_	ns	1
CAS hold time (CAS before RAS self refresh)		-50	-	-50	-	-50	_	ns	1
WE setup time		10	_	10	-	10	_	ns	
WE hold time	twhr	15	_	15	_	15	_	ns	


**Note 1.** This specification is applied only to the  $\mu$ PD42S17405L.

#### **Read Cycle**






## **Early Write Cycle**




Remark OE: Don't care

## **Late Write Cycle**






## **Read Modify Write Cycle**




#### Hyper Page Mode (EDO) Read Cycle






#### Hyper Page Mode (EDO) Read Cycle (WE Control)




#### Hyper Page Mode (EDO) Read Cycle (OE Control)






#### Hyper Page Mode (EDO) Early Write Cycle



#### Remarks 1. OE: Don't care


## Hyper Page Mode (EDO) Late Write Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.



#### Hyper Page Mode (EDO) Read Modify Write Cycle




#### Hyper Page Mode (EDO) Read and Write Cycle





#### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh Cycle (Only for the $\mu$ PD42S17405L)



Remark Address, OE: Don't care I/O: Hi-Z

#### Cautions on Use of CAS Before RAS Self Refresh

 $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh can be used independently when used in combination with distributed  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh; However, when used in combination with burst  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh or with long  $\overline{\text{RAS}}$  only refresh (both distributed and burst), the following cautions must be observed.

- (1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh
  When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please
  perform CAS before RAS refresh 2,048 times within a 32 ms interval just before and after setting CAS before
  RAS self refresh.
- (2) Normal Combined Use of  $\overline{CAS}$  Before  $\overline{RAS}$  Self Refresh and Long  $\overline{RAS}$  Only Refresh


  When  $\overline{CAS}$  before  $\overline{RAS}$  self refresh and  $\overline{RAS}$  only refresh are used in combination, please perform  $\overline{RAS}$  only refresh 2,048 times within a 32 ms interval just before and after setting  $\overline{CAS}$  before  $\overline{RAS}$  self refresh.
- (3) If trass (MIN.) is not satisfied at the beginning of CAS before RAS self refresh cycles (tras < 100 μs), CAS before RAS refresh cycles will be executed one time.</p>
  If 10 μs < tras < 100 μs, RAS precharge time for CAS before RAS self refresh (trans) is applied.</p>

For details, please refer to **How to use DRAM** User's Manual.

And refresh cycles (2,048/128 ms) should be met.




#### CAS Before RAS Refresh Cycle



Remark Address,  $\overline{OE}$ : Don't care I/O: Hi-Z


## **RAS** Only Refresh Cycle




Remark  $\overline{WE}$ ,  $\overline{OE}$ : Don't care I/O: Hi-Z



#### Hidden Refresh Cycle (Read)




#### Hidden Refresh Cycle (Write)



Remark OE: Don't care



#### Test Mode Set Cycle (WE, CAS Before RAS Refresh Cycle)



Remark Address, OE: Don't care I/O: Hi-Z

#### **Test Mode**

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the  $\times$  16-bit organization during test mode. Don't care about the input levels of the  $\overline{\text{CAS}}$  input A0, A1.

#### (1) Setting the mode

Executing the test mode cycle (WE, CAS before RAS refresh cycle) sets the test mode.

#### (2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

#### (3) Refresh


Refresh in the test mode must be performed with the  $\overline{RAS}$  /  $\overline{CAS}$  cycle or with the  $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle. The  $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle use the same counter as the  $\overline{CAS}$  before  $\overline{RAS}$  refresh's internal counter.

#### (4) Mode Cancellation


The test mode is cancelled by executing one cycle of RAS only refresh cycle or CAS before RAS refresh cycle.


## Package Drawings


## 26PIN PLASTIC TSOP(II) (300 mil)



detail of lead end








#### NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
A	17.36 MAX.	0.684 MAX.
В	1.06 MAX.	0.042 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	0.017±0.003
Е	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
Н	9.22±0.2	0.363±0.008
1	7.62±0.1	0.300±0.004
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006±0.001
L	0.5±0.1	$0.020^{+0.004}_{-0.005}$
М	0.21	0.009
N	0.10	0.004
Р	3 <sup>+7</sup> <sub>-3</sub>	3 <sup>+7</sup> <sub>-3</sub>

S26G3-50-7JD1

## 26 PIN PLASTIC SOJ (300 mil)







#### NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
В	$17.3^{+0.20}_{-0.25}$	$0.681^{+0.008}_{-0.010}$
С	7.62	0.300
D	8.47±0.2	$0.333^{+0.009}_{-0.008}$
Е	1.03±0.15	$0.041^{+0.006}_{-0.007}$
F	0.74	0.029
G	3.5±0.2	0.138±0.008
Н	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
Р	6.73±0.2	0.265±0.008
Q	0.10	0.004
Т	R0.85	R0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

S26LA-300A-1

#### \* Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the  $\mu$ PD42S17405L, 4217405L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

#### **Types of Surface Mount Device**

#### $\mu$ PD42S17405LG3-7JD, 4217405LG3-7JD: 26-pin plastic TSOP (II) (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <sup>Note</sup> (10 hours pre-baking is required at 125 °C afterwards)	IR35-107-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <sup>Note</sup> (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".



#### $\mu$ PD42S17405LLA, 4217405LLA: 26-pin plastic SOJ (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <sup>Note</sup> (20 hours pre-baking is required at 125 °C afterwards)	IR35-207-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <sup>Note</sup> (20 hours pre-baking is required at 125 °C afterwards)	VP15-207-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

## **NOTES FOR CMOS DEVICES -**

### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.