### 3.3 V OPERATION 16 M-BIT DYNAMIC RAM 4 M-WORD BY 4-BIT, EDO

## Description

The $\mu$ PD42S17405L, 4217405L are $4,194,304$ words by 4 bits CMOS dynamic RAMs with optional EDO.
EDO is a kind of the page mode and is useful for the read operation.
Besides, the $\mu$ PD42S17405L can execute $\overline{\text { CAS }}$ before $\overline{\text { RAS }}$ self refresh.
The $\mu$ PD42S17405L, 4217405L are packaged in 26-pin plastic TSOP (II) and 26-pin plastic SOJ.

## Features

- EDO (Hyper page mode)
- 4,194,304 words by 4 bits organization
- Single $+3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ power supply
- Fast access and cycle time

| Part number | Power <br> consumption <br> Active (MAX.) | Access time <br> (MAX.) | R/W cycle time <br> (MIN.) | EDO (Hyper page mode) <br> cycle time (MIN.) |
| :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD42S17405L-A50, 4217405L-A50 | 660 mW | 50 ns | 84 ns | 20 ns |
| $\mu$ PD42S17405L-A60, 4217405L-A60 | 360 mW | 60 ns | 104 ns | 25 ns |
| $\mu$ PD42S17405L-A70, 4217405L-A70 | 324 mW | 70 ns | 124 ns | 30 ns |

- $\mu$ PD42S17405L can execute $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh

| Part number | Refresh cycle | Refresh | Power consumption <br> at standby (MAX.) |
| :---: | :---: | :---: | :---: |
| $\mu \mathrm{PD} 42 \mathrm{~S} 17405 \mathrm{~L}$ | 2,048 cycles/128 ms | $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh $\overline{\text { RAS }}$ only refresh Hidden refresh | 0.54 mW (CMOS level input) |
| $\mu \mathrm{PD} 4217405 \mathrm{~L}$ | 2,048 cycles/32 ms | $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh RAS only refresh Hidden refresh | 1.8 mW (CMOS level input) |

The information in this document is subject to change without notice.

## $\star$ Ordering Information

| Part number | Access time (MAX.) | Package | Refresh |
| :---: | :---: | :---: | :---: |
| $\mu$ PD42S17405LG3-A50-7JD | 50 ns | $\begin{aligned} & \text { 26-pin plastic TSOP (II) } \\ & \text { (300 mil) } \end{aligned}$ | $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh $\overline{\text { RAS }}$ only refresh Hidden refresh |
| $\mu$ PD42S17405LG3-A60-7JD | 60 ns |  |  |
| $\mu$ PD42S17405LG3-A70-7JD | 70 ns |  |  |
| $\mu$ PD42S17405LLA-A50 | 50 ns | 26-pin plastic SOJ(300 mil) |  |
| $\mu$ PD42S17405LLA-A60 | 60 ns |  |  |
| $\mu$ PD42S17405LLA-A70 | 70 ns |  |  |
| $\mu$ PD4217405LG3-A50-7JD | 50 ns | $\begin{aligned} & \text { 26-pin plastic TSOP (II) } \\ & \text { (300 mil) } \end{aligned}$ | $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh $\overline{\text { RAS }}$ only refresh Hidden refresh |
| $\mu$ PD4217405LG3-A60-7JD | 60 ns |  |  |
| $\mu$ PD4217405LG3-A70-7JD | 70 ns |  |  |
| $\mu$ PD4217405LLA-A50 | 50 ns | 26-pin plastic SOJ(300 mil) |  |
| $\mu$ PD4217405LLA-A60 | 60 ns |  |  |
| $\mu$ PD4217405LLA-A70 | 70 ns |  |  |

## Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) ( 300 mil )


26-pin Plastic SOJ (300 mil)


A0 to A10 : Address Inputs
I/O1 to I/O4: Data Inputs/Outputs
RAS : Row Address Strobe
CAS : Column Address Strobe
WE : Write Enable
$\overline{\mathrm{OE}} \quad$ : Output Enable
Vcc : Power Supply
GND : Ground
NC : No Connection

## Block Diagram



## Input/Output Pin Functions

The $\mu$ PD42S17405L, 4217405L have input pins $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}, \mathrm{A} 0$ to A 10 and input/output pins I/O1 to I/O4.

| Pin name | Input/Output | Function |
| :---: | :---: | :---: |
| $\overline{\text { RAS }}$ <br> (Row address strobe) | Input | $\overline{\mathrm{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. <br> It refreshes memory cell array of one line selected by the row address. It also selects the following function. <br> - $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh |
| $\overline{\mathrm{CAS}}$ <br> (Column address strobe) | Input | $\overline{\text { CAS }}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to A10 <br> (Address inputs) | Input | Address bus. <br> Input total 22-bit of address signal, upper 11-bit and lower 11-bit in sequence (address multiplex method). <br> Therefore, one word is selected from 4,194,304-word by 4-bit memory cell array. <br> In actual operation, latch row address by specifying row address and activating $\overline{R A S}$. <br> Then, switch the address bus to column address and activate $\overline{\mathrm{CAS}}$. <br> Each address is taken into the device when $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ are activated. <br> Therefore, the address input setup time (tasR, tasc) and hold time (trah, tcah) are specified for the activation of $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$. |
| $\overline{W E}$ <br> (Write enable) | Input | Write control signal. <br> Write operation is executed by activating $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ and $\overline{\mathrm{WE}}$. |
| $\overline{\mathrm{OE}}$ <br> (Output enable) | Input | Read control signal. <br> Read operation can be executed by activating $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ and $\overline{\mathrm{OE}}$. <br> If $\overline{\mathrm{WE}}$ is activated during read operation, $\overline{\mathrm{OE}}$ is to be ineffective in the device. <br> Therefore, read operation cannot be executed. |
| I/O1 to I/O4 <br> (Data inputs/outputs) | Input/Output | 4-bit data bus. I/O1 to I/O4 are used to input/output data. |

## Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

## 1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\mathrm{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\mathrm{CAS}}$ cycle time becomes shorter.
2. The $\overline{C A S}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.

In the hyper page mode (EDO), due to the data extend function, the $\overline{C A S}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.
Taking a device whose trac is 60 ns as an example, the $\overline{\mathrm{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns .
In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\mathrm{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle


## Cautions when using the hyper page mode (EDO)

1. $\overline{\mathrm{CAS}}$ access should be used to operate thPc at the MIN. value.
2. To make $\mathrm{I} / \mathrm{Os}$ to $\mathrm{Hi}-\mathrm{Z}$ in read cycle, it is necessary to control $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ as follows. The effective specification depends on the state of each signal.
(1) Both $\overline{R A S}$ and $\overline{\mathrm{CAS}}$ are inactive (at the end of read cycle)
$\overline{W E}$ : inactive, $\overline{\mathrm{OE}}$ : active
tofc is effective when $\overline{R A S}$ is inactivated before $\overline{\text { CAS }}$ is inactivated.
tofr is effective when $\overline{C A S}$ is inactivated before $\overline{R A S}$ is inactivated.
The slower of tofc and tofr becomes effective.
(2) Both $\overline{\text { RAS }}$ and $\overline{\mathrm{CAS}}$ are active or either $\overline{\mathrm{RAS}}$ or $\overline{\mathrm{CAS}}$ is active (in read cycle)
$\overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ : inactive $\cdots \cdot$ toez is effective.
Both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ are inactive or $\overline{\mathrm{RAS}}$ is active and $\overline{\mathrm{CAS}}$ is inactive (at the end of read cycle)
$\overline{W E}, \overline{\mathrm{OE}}$ : active and either trrh or trch must be met $\cdots \cdot$ twez and twpz are effective.
The faster of toez and twez becomes effective.
The faster of (1) and (2) becomes effective.
3. In read cycle, the effective specification depends on the state of $\overline{\mathrm{CAS}}$ signal when controlling data output with the $\overline{\mathrm{OE}}$ signal.
(1) $\overline{\mathrm{CAS}}$ : inactive, $\overline{\mathrm{OE}}$ : active $\cdots \cdot$ tcно is effective.
(2) $\overline{\mathrm{CAS}}, \overline{\mathrm{OE}}$ : active $\cdots \cdot$ toch is effective.

## Electrical Specifications

- All voltages are referenced to GND.
- After power up ( $\mathrm{Vcc} \geq \mathrm{Vcc}_{\text {(miN.). }}$ ), wait more than $100 \mu \mathrm{~s}$ ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ inactive) and then, execute eight $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ or $\overline{\mathrm{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.


## Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Voltage on any pin relative to GND | $\mathrm{V}_{\mathrm{T}}$ |  | -0.5 to +4.6 | V |
| Supply voltage | Vcc |  | -0.5 to +4.6 |  |
| Output current | lo |  | 20 | V |
| Power dissipation | $\mathrm{PD}_{\mathrm{c}}$ |  | mA |  |
| Operating ambient temperature | $\mathrm{TA}_{\mathrm{A}}$ |  | 1 | W |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{cc}}$ |  | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  | $\mathrm{~V}_{\mathrm{Cc}}+0.3$ | V |
| Low level input voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 |  | +0.8 | V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

Capacitance ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | $\mathrm{Cl}_{11}$ | Address |  |  | 5 | pF |
|  | $\mathrm{Cl}_{12}$ | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ |  |  | 7 |  |
| Data input/output capacitance | C/o | I/O |  |  | 7 | pF |

DC Characteristics (Recommended operating conditions unless otherwise noted)

| Parameter |  | Symbol | Test condition |  | MIN. | MAX | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating current |  | Icc1 | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling$\operatorname{trC}_{\mathrm{RC}}=\operatorname{trC}_{(\mathrm{MIN} .)}, \mathrm{lo}=0 \mathrm{~mA}$ | $\mathrm{t}_{\text {RAC }}=50 \mathrm{~ns}$ |  | 120 | mA | 1, 2, 3 |
|  |  | $t_{\text {RAC }}=60 \mathrm{~ns}$ |  |  | 100 |  |  |
|  |  | $t_{\text {RAC }}=70 \mathrm{~ns}$ |  |  | 90 |  |  |
| Standby current | $\mu \mathrm{PD} 42 \mathrm{~S} 17405 \mathrm{~L}$ |  | Icc2 | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}} \geq \mathrm{V}_{\mathrm{IH}}(\mathrm{MIN}$.$) , \mathrm{lo}=0 \mathrm{~mA}$ |  |  | 0.5 | mA |  |
|  |  |  |  | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$, lo $=0 \mathrm{~mA}$ |  |  | 0.15 |  |  |
|  | $\mu \mathrm{PD} 4217405 \mathrm{~L}$ | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}} \geq \mathrm{V}_{\mathrm{IH}}(\mathrm{MIN}),$. lo $=0 \mathrm{~mA}$ |  |  | 2.0 |  |  |  |
|  |  | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$, lo $=0 \mathrm{~mA}$ |  |  | 0.5 |  |  |  |
| $\overline{\text { RAS }}$ only refresh current |  | Icc3 |  | $\overline{\text { RAS }}$ cycling, $\overline{\mathrm{CAS}} \geq \mathrm{V}_{\mathrm{IH}}$ (MIN.)$\operatorname{trC}=\operatorname{trC}(\operatorname{MIN} .), \mathrm{lo}=0 \mathrm{~mA}$ | $t_{\text {RAC }}=50 \mathrm{~ns}$ |  | 120 | mA | 1, 2, 3,4 |
|  |  | $t_{\text {Rac }}=60 \mathrm{~ns}$ |  |  |  | 100 |  |  |  |
|  |  | trac $=70 \mathrm{~ns}$ |  |  | 90 |  |  |  |
| Operating current <br> (Hyper page mode (EDO)) |  |  | Icc4 | $\overline{\text { RAS }} \leq$ VIL (MAX.), $\overline{\text { CAS }}$ cycling $\mathrm{thpC}=\mathrm{thPC}(\mathrm{MiN}),. \mathrm{lo}=0 \mathrm{~mA}$ | $t_{\text {RAC }}=50 \mathrm{~ns}$ |  | 100 | mA | 1, 2, 5 |
|  |  | $t_{\text {RAC }}=60 \mathrm{~ns}$ |  |  |  | 90 |  |  |  |
|  |  | $\mathrm{trac}^{\text {a }}$ ( 70 ns |  |  |  | 80 |  |  |  |
| $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh current |  |  | Icc5 | $\overline{\mathrm{RAS}}$ cycling $\operatorname{trc}_{\mathrm{R}}=\operatorname{trC}(\mathrm{MIN}),. \mathrm{lo}=0 \mathrm{~mA}$ | $t_{\text {RAC }}=50 \mathrm{~ns}$ |  | 120 | mA | 1, 2 |
|  |  | $t_{\text {RAC }}=60 \mathrm{~ns}$ |  |  |  | 100 |  |  |  |
|  |  | $\mathrm{trac}^{\text {a }}$ 70 ns |  |  |  | 90 |  |  |  |
| $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ long refresh current (2,048 cycles / 128 ms , only for the $\mu$ PD42S17405L) |  | Icc6 | $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh: $\begin{aligned} & \frac{\operatorname{tRc}}{}=62.5 \mu \mathrm{~s} \\ & \mathrm{RAS}, \overline{\mathrm{CAS}}: \\ & \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\mathrm{IH}} \text { (MAX. } \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IL}} \leq 0.2 \mathrm{~V} \end{aligned}$ <br> Standby: $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}} \geq \mathrm{V} \mathrm{cc}-0.2 \mathrm{~V}$ <br> Address: Vit or VIL <br> $\overline{\mathrm{WE}}, \overline{\mathrm{OE}}: \mathrm{V}_{\mathrm{IH}}$ $\mathrm{lo}=0 \mathrm{~mA}$ | $t_{\text {RAs }} \leq 300 \mathrm{~ns}$ | $\square$ | 400 | $\mu \mathrm{A}$ | 1, 2 |  |
|  |  | $\mathrm{tras} \leq 1 \mu \mathrm{~s}$ |  |  | 450 | $\mu \mathrm{A}$ | 1, 2 |  |  |
| $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ <br> self refresh current <br> (only for the $\mu$ PD42S17405L) |  |  | Icc7 | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ :$\begin{aligned} & \text { trass }=5 \mathrm{~ms} \\ & \mathrm{~V}_{\mathrm{CC}}-0.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{H}} \leq \mathrm{V}_{\mathrm{IH} \text { (MAX.) }} \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IL}} \leq 0.2 \mathrm{~V} \\ & \mathrm{I}=0 \mathrm{~mA} \end{aligned}$ |  |  | 200 | $\mu \mathrm{A}$ | 2 |
| Input leakage current |  | $11(L)$ | $\mathrm{V}_{\mathrm{I}}=0 \text { to } 3.6 \mathrm{~V}$ <br> All other pins not under test $=0 \mathrm{~V}$ |  | -5 | +5 | $\mu \mathrm{A}$ |  |  |
| Output leakage current |  | lo (L) | $\begin{aligned} & \text { Vo }=0 \text { to } 3.6 \mathrm{~V} \\ & \text { Output is disabled (Hi-Z) } \end{aligned}$ |  | -5 | +5 | $\mu \mathrm{A}$ |  |  |
| High level output voltage |  | Vor | $\mathrm{lo}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | V |  |  |
| Low level output voltage |  | Vol | $\mathrm{lo}=+2.0 \mathrm{~mA}$ |  |  | 0.4 | V |  |  |

Notes 1. Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (trc and thpc).
2. Specified values are obtained with outputs unloaded.
3. $\mathrm{ICc}_{1}$ and Іссз are measured assuming that address can be changed once or less during $\overline{\mathrm{RAS}} \leq \mathrm{V}_{\mathrm{IL}}$ (MAX.) and $\overline{\mathrm{CAS}} \geq \mathrm{VIH}_{\text {(MIN.). }}$.
4. Iссз is measured assuming that all column address inputs are held at either high or low.
5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

## AC Characteristics (Recommended Operating Conditions unless otherwise noted)

## AC Characteristics Test Conditions

(1) Input timing specification

(2) Output timing specification

(3) Output load condition


## Common to Read, Write, Read Modify Write Cycle

| Parameter |  | Symbol | $t_{\text {RAC }}=50 \mathrm{~ns}$ |  | $t_{\text {RAC }}=60 \mathrm{~ns}$ |  | trac $=70 \mathrm{~ns}$ |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Read / Write cycle time |  |  | trc | 84 | - | 104 | - | 124 | - | ns |  |
| RAS precharge time |  | trp | 30 | - | 40 | - | 50 | - | ns |  |
| CAS precharge time |  | tcpn | 7 | - | 10 | - | 10 | - | ns |  |
| RAS pulse width |  | tras | 50 | 10,000 | 60 | 10,000 | 70 | 10,000 | ns | 1 |
| $\overline{\text { CAS }}$ pulse width |  | tcas | 7 | 10,000 | 10 | 10,000 | 12 | 10,000 | ns |  |
| $\overline{\mathrm{RAS}}$ hold time |  | trsh | 10 | - | 15 | - | 20 | - | ns |  |
| $\overline{\text { CAS }}$ hold time |  | tcsh | 38 | - | 45 | - | 50 | - | ns |  |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ delay time |  | trci | 11 | 37 | 14 | 45 | 14 | 52 | ns | 2 |
| RAS to column address delay time |  | trad | 9 | 25 | 12 | 30 | 12 | 35 | ns | 2 |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ precharge time |  | tcrp | 5 | - | 5 | - | 5 | - | ns | 3 |
| Row address setup time |  | taSR | 0 | - | 0 | - | 0 | - | ns |  |
| Row address hold time |  | trah | 7 | - | 10 | - | 10 | - | ns |  |
| Column address setup time |  | tasc | 0 | - | 0 | - | 0 | - | ns |  |
| Column address hold time |  | tcah | 7 | - | 10 | - | 12 | - | ns |  |
| $\overline{\mathrm{OE}}$ lead time referenced to $\overline{\mathrm{RAS}}$ |  | toes | 0 | - | 0 | - | 0 | - | ns |  |
| $\overline{\text { CAS }}$ to data setup time |  | tclz | 0 | - | 0 | - | 0 | - | ns |  |
| $\overline{\mathrm{OE}}$ to data setup time |  | tolz | 0 | - | 0 | - | 0 | - | ns |  |
| $\overline{\mathrm{OE}}$ to data delay time |  | toed | 10 | - | 13 | - | 15 | - | ns |  |
| Transition time (rise and fall) |  | t ${ }^{\text {t }}$ | 1 | 50 | 1 | 50 | 1 | 50 | ns |  |
| Refresh time | $\mu \mathrm{PD} 42 \mathrm{~S} 17405 \mathrm{~L}$ | tref | - | 128 | - | 128 | - | 128 | ms | 4 |
|  | $\mu \mathrm{PD} 4217405 \mathrm{~L}$ |  | - | 32 | - | 32 | - | 32 |  |  |

Notes 1. In $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh cycles, tras (MAX.) is $100 \mu \mathrm{~s}$.
If $10 \mu \mathrm{~s}<\operatorname{tRAS}<100 \mu \mathrm{~s}, \overline{\mathrm{RAS}}$ precharge time for $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh (tRPS) is applied.
2. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from RAS |
| :---: | :---: | :---: |
|  | trac (MAX.) | trac (MAX.) |
|  | taA (MAX.) | trad $+\mathrm{taA}_{\text {( MAX. }}$ ) |
| $t_{\text {RCD }}>t_{\text {RCD }}(\mathrm{MAX}$. | tcac (MAX.) | tricd + tCAC (MAX.) |

$\operatorname{tRAD}_{\text {(MAX.) }}$ and tRCD (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trac, taA or tcac) is to be used for finding out when output data will be available. Therefore, the input conditions trad $\geq \operatorname{trad}$ (MAX.) and $\operatorname{trCD} \geq \operatorname{trCD}$ (MAX.) will not cause any operation problems.
3. tCRP (MIN.) requirement is applied to $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycles.
4. This specification is applied only to the $\mu$ PD42S17405L.

## Read Cycle

| Parameter | Symbol | $\mathrm{trac}^{\text {a }} 50 \mathrm{~ns}$ |  | $\mathrm{trac}^{\text {a }}$ 60 ns |  | $\mathrm{trac}^{\text {a }}$ \% 70 ns |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Access time from $\overline{\mathrm{RAS}}$ | trac | - | 50 | - | 60 | - | 70 | ns | 1 |
| Access time from $\overline{\mathrm{CAS}}$ | tcac | - | 13 | - | 15 | - | 18 | ns | 1 |
| Access time from column address | $t_{\text {AA }}$ | - | 25 | - | 30 | - | 35 | ns | 1 |
| Access time from $\overline{\mathrm{OE}}$ | toea | - | 13 | - | 15 | - | 18 | ns |  |
| Column address lead time referenced to $\overline{\mathrm{RAS}}$ | tral | 25 | - | 30 | - | 35 | - | ns |  |
| Read command setup time | tros | 0 | - | 0 | - | 0 | - | ns |  |
| Read command hold time referenced to $\overline{\text { RAS }}$ | trRe | 0 | - | 0 | - | 0 | - | ns | 2 |
| Read command hold time referenced to $\overline{\mathrm{CAS}}$ | trach | 0 | - | 0 | - | 0 | - | ns | 2 |
| Output buffer turn-off delay time from $\overline{\mathrm{OE}}$ | toez | 0 | 10 | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\mathrm{CAS}}$ hold time to $\overline{\mathrm{OE}}$ | tсно | 5 | - | 5 | - | 5 | - | ns | 4 |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\mathrm{RAS}}$ |
| :---: | :---: | :---: |
|  | trac (max.) | trac (MAX.) |
|  | taA (MAX.) | $t_{\text {RAD }}+t_{\text {AA }}(\mathrm{mAX}$. |
| $t_{\text {RCD }}>t_{\text {trad }}(\mathrm{MAX}$. | tcac (MAX.) | tricd + tCAC (max.) |

$t_{\text {RAD (MAX.) }}$ and tRCD (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trac, taA or tcac) is to be used for finding out when output data will be available. Therefore, the input conditions trad $\geq \operatorname{trad}$ (MAX.) and $\operatorname{trCD} \geq \operatorname{trCD}$ (MAX.) will not cause any operation problems.
2. Either trch (min.) or trre (Min.) should be met in read cycles.
3. toez(MAX.) defines the time when the output achieves the condition of $\mathrm{Hi}-\mathrm{Z}$ and is not referenced to V он or Vol.
4. $\overline{\mathrm{WE}}$ : inactive (in read cycle)
$\overline{\mathrm{CAS}}$ : inactive, $\overline{\mathrm{OE}}$ : active $\cdots .$. tсно is effective.
$\overline{\mathrm{CAS}}, \overline{\mathrm{OE}}$ : active $\cdots \cdot$ toch is effective.

## Write Cycle

| Parameter | Symbol | $\mathrm{t}_{\text {RAC }}=50 \mathrm{~ns}$ |  | $t_{\text {RAC }}=60 \mathrm{~ns}$ |  | $\mathrm{t}_{\text {RAC }}=70 \mathrm{~ns}$ |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| $\overline{\text { WE }}$ hold time referenced to $\overline{\mathrm{CAS}}$ | twch | 7 | - | 10 | - | 10 | - | ns | 1 |
| $\overline{\text { WE pulse width }}$ | twp | 7 | - | 10 | - | 10 | - | ns | 1 |
|  | trwL | 10 | - | 15 | - | 20 | - | ns |  |
| $\overline{\text { WE }}$ lead time referenced to $\overline{\mathrm{CAS}}$ | tcw | 7 | - | 10 | - | 12 | - | ns |  |
| $\overline{\text { WE }}$ setup time | twcs | 0 | - | 0 | - | 0 | - | ns | 2 |
| $\overline{\mathrm{OE}}$ hold time | toen | 0 | - | 0 | - | 0 | - | ns |  |
| Data-in setup time | tos | 0 | - | 0 | - | 0 | - | ns | 3 |
| Data-in hold time | toh | 7 | - | 10 | - | 10 | - | ns | 3 |

Notes 1. twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
2. If twcs $\geq$ twcs (min.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
3. tds (min.) and tdh (min.) are referenced to the $\overline{\mathrm{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\mathrm{WE}}$ falling edge.

## Read Modify Write Cycle

| Parameter | Symbol | $t_{\text {RAC }}=50 \mathrm{~ns}$ |  | $t_{\text {RAC }}=60 \mathrm{~ns}$ |  | $\mathrm{t}_{\text {RAC }}=70 \mathrm{~ns}$ |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Read modify write cycle time | trwc | 107 | - | 133 | - | 157 | - | ns |  |
| $\overline{\text { RAS }}$ to $\overline{\text { WE }}$ delay time | trwD | 64 | - | 77 | - | 89 | - | ns | 1 |
| $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{WE}}$ delay time | tcwd | 27 | - | 32 | - | 37 | - | ns | 1 |
| Column address to $\overline{\mathrm{WE}}$ delay time | tawd | 39 | - | 47 | - | 54 | - | ns | 1 |

Note 1. If twcs $\geq$ twcs (MIN.), the cycle is an early write cycle and the data out will remain $\mathrm{Hi}-\mathrm{Z}$ through the entire cycle. If trwd $\geq \operatorname{tRWD}_{\text {(MIN.) }}$, tcwD $\geq$ tcwD (MIN.), tAWD $\geq$ tAWD (MIN.) and tcPWD $\geq$ tcPWD (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Hyper Page Mode (EDO)

| Parameter | Symbol | $t_{\text {Rac }}=50 \mathrm{~ns}$ |  | $t_{\text {tac }}=60 \mathrm{~ns}$ |  | trac $=70 \mathrm{~ns}$ |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Read / Write cycle time | thpc | 20 | - | 25 | - | 30 | - | ns | 1 |
| $\overline{\text { RAS }}$ pulse width | trasp | 50 | 125,000 | 60 | 125,000 | 70 | 125,000 | ns |  |
| $\overline{\mathrm{CAS}}$ pulse width | thcas | 7 | 10,000 | 10 | 10,000 | 12 | 10,000 | ns |  |
| $\overline{\mathrm{CAS}}$ precharge time | tcp | 7 | - | 10 | - | 10 | - | ns |  |
| Access time from $\overline{\mathrm{CAS}}$ precharge | tacp | - | 30 | - | 35 | - | 40 | ns |  |
| $\overline{\mathrm{CAS}}$ precharge to $\overline{\mathrm{WE}}$ delay time | tcpwd | 41 | - | 52 | - | 59 | - | ns | 2 |
| $\overline{\mathrm{RAS}}$ hold time from $\overline{\mathrm{CAS}}$ precharge | trhcp | 30 | - | 35 | - | 40 | - | ns |  |
| Read modify write cycle time | thprwc | 52 | - | 66 | - | 75 | - | ns |  |
| Data output hold time | tohe | 5 | - | 5 | - | 5 | - | ns |  |
| $\overline{\mathrm{OE}}$ to $\overline{\mathrm{CAS}}$ hold time | toch | 5 | - | 5 | - | 5 | - | ns | 3 |
| $\overline{\mathrm{OE}}$ precharge time | toep | 5 | - | 5 | - | 5 | - | ns |  |
| Output buffer turn-off delay from $\overline{\text { WE }}$ | twez | 0 | 10 | 0 | 13 | 0 | 15 | ns | 4,5 |
| $\overline{\text { WE }}$ pulse width | twpz | 7 | - | 10 | - | 10 | - | ns | 5 |
| Output buffer turn-off delay from $\overline{\text { RAS }}$ | tofr | 0 | 10 | 0 | 13 | 0 | 15 | ns | 4,5 |
| Output buffer turn-off delay from $\overline{\text { CAS }}$ | tofc | 0 | 10 | 0 | 13 | 0 | 15 | ns | 4,5 |

Notes 1. thPC (MIN.) is applied to $\overline{C A S}$ access.
2. If twcs $\geq$ twcs (MIN.), the cycle is an early write cycle and the data out will remain $\mathrm{Hi}-\mathrm{Z}$ through the entire
 write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. $\overline{\mathrm{WE}}$ : inactive (in read cycle)
$\overline{\mathrm{CAS}}$ : inactive, $\overline{\mathrm{OE}}$ : active $\cdots \cdots$ tсно is effective.
$\overline{\mathrm{CAS}}, \overline{\mathrm{OE}}$ : active $\cdot \cdots .$. toch is effective.
4. tofc (MAX.), tofr (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to Vон or Vol.
5. To make $\mathrm{I} / \mathrm{Os}$ to $\mathrm{Hi}-\mathrm{Z}$ in read cycle, it is necessary to control $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ as follows. The effective specification depends on state of each signal.
(1) Both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ are inactive (at the end of the read cycle)
$\overline{\mathrm{WE}}$ : inactive, $\overline{\mathrm{OE}}$ : active
tofc is effective when $\overline{R A S}$ is inactivated before $\overline{\mathrm{CAS}}$ is inactivated.
tofr is effective when $\overline{\mathrm{CAS}}$ is inactivated before $\overline{\mathrm{RAS}}$ is inactivated.
The slower of tofc and tofr becomes effective.
(2) Both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ are active or either $\overline{\mathrm{RAS}}$ or $\overline{\mathrm{CAS}}$ is active (in read cycle)
$\overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ : inactive $\cdots . .$. toez is effective.
Both $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ are inactive or $\overline{\text { RAS }}$ is active and $\overline{\text { CAS }}$ is inactive (at the end of read cycle)
$\overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ : active and either trRH or trch must be met $\cdots \ldots$....twez and twpz are effective.
The faster of toez and twez becomes effective.
The faster of (1) and (2) becomes effective.

## Refresh Cycle

| Parameter | Symbol | $t_{\text {fac }}=50 \mathrm{~ns}$ |  | $\mathrm{trac}^{\text {a }} 60 \mathrm{~ns}$ |  | trac = 70 ns |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| $\overline{\mathrm{CAS}}$ setup time | tcss | 5 | - | 5 | - | 5 | - | ns |  |
| $\overline{\mathrm{CAS}}$ hold time ( $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh) | tchr | 10 | - | 10 | - | 10 | - | ns |  |
| $\overline{\mathrm{RAS}}$ precharge $\overline{\mathrm{CAS}}$ hold time | trpc | 5 | - | 5 | - | 5 | - | ns |  |
| $\overline{\mathrm{RAS}}$ pulse width ( $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh) | trass | 100 | - | 100 | - | 100 | - | $\mu \mathrm{S}$ | 1 |
| $\overline{\mathrm{RAS}}$ precharge time ( $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh) | trps | 90 | - | 110 | - | 130 | - | ns | 1 |
| $\overline{\mathrm{CAS}}$ hold time ( $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh) | tchs | -50 | - | -50 | - | -50 | - | ns | 1 |
| $\overline{\text { WE setup time }}$ | twsR | 10 | - | 10 | - | 10 | - | ns |  |
| $\overline{\text { WE }}$ hold time | twhr | 15 | - | 15 | - | 15 | - | ns |  |

Note 1. This specification is applied only to the $\mu$ PD42S17405L.

Read Cycle


Early Write Cycle


Remark $\overline{\mathrm{OE}}$ : Don't care

Late Write Cycle


Read Modify Write Cycle


Hyper Page Mode (EDO) Read Cycle


Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\mathrm{CAS}}$ cycles within the same $\overline{\mathrm{RAS}}$ cycle.

Hyper Page Mode (EDO) Read Cycle ("WE Control)


Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\mathrm{CAS}}$ cycles within the same $\overline{\mathrm{RAS}}$ cycle.

Hyper Page Mode (EDO) Read Cycle ( $\overline{\mathrm{OE}}$ Control)


Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\mathrm{CAS}}$ cycles within the same $\overline{\mathrm{RAS}}$ cycle.

Hyper Page Mode (EDO) Early Write Cycle


Remarks 1. $\overline{\mathrm{OE}}$ : Don't care
2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\mathrm{CAS}}$ cycles within the same $\overline{\mathrm{RAS}}$ cycle.

Hyper Page Mode (EDO) Late Write Cycle


Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\mathrm{CAS}}$ cycles within the same $\overline{\mathrm{RAS}}$ cycle.

Hyper Page Mode (EDO) Read Modify Write Cycle


Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\mathrm{CAS}}$ cycles within the same $\overline{\mathrm{RAS}}$ cycle.

Hyper Page Mode (EDO) Read and Write Cycle


Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\mathrm{CAS}}$ cycles within the same $\overline{\mathrm{RAS}}$ cycle.

## $\overline{\text { CAS }}$ Before $\overline{\text { RAS }}$ Self Refresh Cycle (Only for the $\mu$ PD42S17405L)



Remark Address, $\overline{\mathrm{OE}}$ : Don't care I/O : Hi-Z

## Cautions on Use of $\overline{C A S}$ Before $\overline{\text { RAS }}$ Self Refresh

$\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh can be used independently when used in combination with distributed $\overline{\mathrm{CAS}}$ before $\overline{R A S}$ long refresh; However, when used in combination with burst $\overline{C A S}$ before $\overline{R A S}$ long refresh or with long $\overline{R A S}$ only refresh (both distributed and burst), the following cautions must be observed.

## (1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before $\overline{\text { RAS }}$ Long Refresh

 When $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh and burst $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ long refresh are used in combination, please perform $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh 2,048 times within a 32 ms interval just before and after setting $\overline{\mathrm{CAS}}$ before $\overline{R A S}$ self refresh.(2) Normal Combined Use of $\overline{\mathbf{C A S}}$ Before $\overline{\mathrm{RAS}}$ Self Refresh and Long $\overline{\mathrm{RAS}}$ Only Refresh

When $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh and $\overline{\mathrm{RAS}}$ only refresh are used in combination, please perform $\overline{\mathrm{RAS}}$ only refresh 2,048 times within a 32 ms interval just before and after setting $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh.
(3) If trass (MIN.) is not satisfied at the beginning of $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ self refresh cycles (tras $<100 \mu \mathrm{~s}$ ), $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh cycles will be executed one time.
If $10 \mu \mathrm{~s}<$ tras $<100 \mu \mathrm{~s}, \overline{\text { RAS }}$ precharge time for $\overline{\text { CAS }}$ before $\overline{\text { RAS }}$ self refresh (tRPs) is applied.
And refresh cycles ( $2,048 / 128 \mathrm{~ms}$ ) should be met.

For details, please refer to How to use DRAM User's Manual.
$\overline{\text { CAS }}$ Before $\overline{R A S}$ Refresh Cycle


Remark Address, $\overline{\mathrm{OE}}$ : Don't care I/O: Hi-Z
$\overline{\text { RAS Only Refresh Cycle }}$


Remark $\overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ : Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)


Hidden Refresh Cycle (Write)


Remark $\overline{\mathrm{OE}}$ : Don't care

Test Mode Set Cycle ( $\overline{\mathrm{WE}}, \overline{\mathrm{CAS}}$ Before $\overline{\mathrm{RAS}}$ Refresh Cycle)


Remark Address, $\overline{\mathrm{OE}}$ : Don't care $\mathrm{I} / \mathrm{O}: \mathrm{Hi}-\mathrm{Z}$

## Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 16$-bit organization during test mode. Don't care about the input levels of the $\overline{\mathrm{CAS}}$ input A0, A1.

## (1) Setting the mode

Executing the test mode cycle ( $\overline{\mathrm{WE}}, \overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh cycle) sets the test mode.
(2) Write/read operation

When either a " 0 " or a " 1 " is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output ="1": Normal write (all memory cells)
Output = "0": Abnormal write
(3) Refresh

Refresh in the test mode must be performed with the $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ cycle or with the $\overline{\mathrm{WE}}, \overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh cycle. The $\overline{W E}, \overline{C A S}$ before $\overline{R A S}$ refresh cycle use the same counter as the $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh's internal counter.

## (4) Mode Cancellation

The test mode is cancelled by executing one cycle of $\overline{\text { RAS }}$ only refresh cycle or $\overline{\mathrm{CAS}}$ before $\overline{\mathrm{RAS}}$ refresh cycle.

## Package Drawings

## 26PIN PLASTIC TSOP(II) (300 mil)


detail of lead end


## NOTE

Each lead centerline is located within 0.21 mm ( 0.009 inch ) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :--- |
| A | 17.36 MAX. | 0.684 MAX. |
| B | 1.06 MAX. | 0.042 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | $0.42_{-0.07}^{+0.08}$ | $0.017 \pm 0.003$ |
| E | $0.1 \pm 0.05$ | $0.004 \pm 0.002$ |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | $9.22 \pm 0.2$ | $0.363 \pm 0.008$ |
| I | $7.62 \pm 0.1$ | $0.300 \pm 0.004$ |
| J | $0.8 \pm 0.2$ | $0.031_{-0.009}^{+0.009}$ |
| K | $0.145_{-0.015}^{+0.025}$ | $0.006 \pm 0.001$ |
| L | $0.5 \pm 0.1$ | $0.020_{-0.005}^{+0.004}$ |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | $3 \infty_{-3 \infty}^{+7 \infty}$ | $3 \infty_{-3 \infty}^{+7 \infty}$ |

## 26 PIN PLASTIC SOJ (300 mil)



## NOTE

Each lead centerline is located within 0.12 mm ( 0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| B | $17.3_{-0.25}^{+0.20}$ | $0.681_{-0.010}^{+0.008}$ |
| C | 7.62 | 0.300 |
| D | $8.47 \pm 0.2$ | $0.333_{-0.008}^{+0.009}$ |
| E | $1.03 \pm 0.15$ | $0.041_{-0.007}^{+0.006}$ |
| F | 0.74 | 0.029 |
| G | $3.5 \pm 0.2$ | $0.138 \pm 0.008$ |
| H | $2.545 \pm 0.2$ | $0.100 \pm 0.008$ |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | $1.27($ T.P. $)$ | 0.050 (T.P.) |
| M | $0.40 \pm 0.10$ | $0.016_{-0.005}^{+0.004}$ |
| N | 0.12 | 0.005 |
| P | $6.73 \pm 0.2$ | $0.265 \pm 0.008$ |
| Q | 0.10 | 0.004 |
| T | $R 0.85$ | $R 0.033$ |
| U | $0.20_{-0.05}^{+0.10}$ | $0.008_{-0.002}^{+0.004}$ |
|  |  | S26LA-300A-1 |

## Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the $\mu$ PD42S17405L, 4217405L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

## Types of Surface Mount Device

$\mu$ PD42S17405LG3-7JD, 4217405LG3-7JD: 26-pin plastic TSOP (II) (300 mil)

| Soldering process | Soldering conditions | Symbol |
| :---: | :---: | :---: |
| Infrared ray reflow | Peak temperature of package surface: $235{ }^{\circ} \mathrm{C}$ or lower, Reflow time: 30 seconds or less ( $210{ }^{\circ} \mathrm{C}$ or higher), <br> Number of reflow processes: MAX. 3 <br> Exposure limit: 7 days ${ }^{\text {Note }}$ <br> (10 hours pre-baking is required at $125{ }^{\circ} \mathrm{C}$ afterwards) | IR35-107-3 |
| VPS | Peak temperature of package: $215^{\circ} \mathrm{C}$ or lower, <br> Reflow time: 40 seconds or less ( $200{ }^{\circ} \mathrm{C}$ or higher), <br> Number of reflow processes: MAX. 3 <br> Exposure limit: 7 days ${ }^{\text {Note }}$ <br> (10 hours pre-baking is required at $125^{\circ} \mathrm{C}$ afterwards) | VP15-107-3 |
| Partial heating method | Terminal temperature: $300^{\circ} \mathrm{C}$ or lower, <br> Time: 3 seconds or lower (Per side of the package). | —___ |

Note Exposure limit before soldering after dry-pack package is opened.
Storage conditions: $25^{\circ} \mathrm{C}$ and relative humidity at $65 \%$ or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".
$\mu$ PD42S17405LLA, 4217405LLA: 26-pin plastic SOJ (300 mil)

| Soldering process | Soldering conditions | Symbol |
| :---: | :---: | :---: |
| Infrared ray reflow | Peak temperature of package surface: $235^{\circ} \mathrm{C}$ or lower, <br> Reflow time: 30 seconds or less ( $210{ }^{\circ} \mathrm{C}$ or higher), <br> Number of reflow processes: MAX. 3 <br> Exposure limit: 7 days ${ }^{\text {Note }}$ <br> (20 hours pre-baking is required at $125^{\circ} \mathrm{C}$ afterwards) | IR35-207-3 |
| VPS | Peak temperature of package: $215^{\circ} \mathrm{C}$ or lower, <br> Reflow time: 40 seconds or less ( $200{ }^{\circ} \mathrm{C}$ or higher), <br> Number of reflow processes: MAX. 3 <br> Exposure limit: 7 days $^{\text {Note }}$ <br> (20 hours pre-baking is required at $125{ }^{\circ} \mathrm{C}$ afterwards) | VP15-207-3 |
| Partial heating method | Terminal temperature: $300^{\circ} \mathrm{C}$ or lower, <br> Time: 3 seconds or less (Per side of the package). | —__ |

Note Exposure limit before soldering after dry-pack package is opened. Storage conditions: $25^{\circ} \mathrm{C}$ and relative humidity at $65 \%$ or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VdD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

