zilog

Crimzon[®] Infrared Microcontrollers


ZLR64400 ROM MCU with Learning Amplification

Product Specification

PS024507-0208

Copyright ©2008 by Zilog[®], Inc. All rights reserved. www.zilog.com

zilog



LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.



ISO 9001:2000 FS 507510 Zilog products are designed and manufactured under an ISO registered 9001:2000 Quality Management System. For more details, please visit www.zilog.com/quality.

zilog "

Revision History

Each instance in the Revision History table reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

Date	Revision Level	Description	Page Number
February 2008	07	Updated the Ordering Information section.	135
January 2008	06	Updated the Ordering Information section.	135
July 2007	05	Updated the Disclaimer section and implemented style guide.	All
May 2007	04	Updated Features, Table 60, Ordering Information, Part Number Description. Removed PRELIMINARY.	1, 125, 135, 136
June 2006	03	Removed TM symbol from LXM core.	All
November 2005	02	Updated Input/Output Port and Clock sections in Clock.	91



Table of Contents

Architectural Overview
Features
Functional Block Diagram 4
Pin Description
Input/Output Port Pin Functions 11
Port 0
Port 2
Port 3
Comparator Inputs
Comparator Outputs 19
Port Configuration Register (PCON) 19
Port 0 Mode Register
Port 0 Register
Port 2 Mode Register
Port 2 Register
Port 3 Mode Register 24
Port 3 Register
Memory and Registers
ROM Program/Constant Memory 27
Register File
Stack
Register Pointer Example 32
Linear Memory Addressing 32
Register Pointer Register
User Data Register
Stack Pointer Register
Register File Summary 37
Infrared Learning Amplifier 41
UART
Architecture
Operation
Data Format
Transmitting Data Using the Polled Method



Transmitting Data Using the Interrupt-Driven Method	
Receiving Data Using the Interrunt Driven Method	
Receiving Data Using the Interrupt-Driven Method	
UART Baud Rate Generator	
UART Receive Data Register/UART Transmit Data Register	
UART Status Register	
UART Control Register	54
Baud Rate Generator Constant Register	55
Timers	57
Counter/Timer Functional Blocks	58
Input Circuit	
T8 TRANSMIT Mode	
T8 DEMODULATION Mode	
T16 TRANSMIT Mode	
	-
PING-PONG Mode	
Counter/Timer Registers	
Timer 8 Capture High Register	
Timer 8 Capture Low Register Timer 16 Capture High Register	
Timer 16 Capture Low Register	
Counter/Timer 16 High Hold Register	
Counter/Timer 16 Low Hold Register	
Counter/Timer 8 High Hold Register	
Counter/Timer 8 Low Hold Register	
Counter/Timer 8 Control Register	
T8 and T16 Common Functions Register	
Timer 16 Control Register	80
Timer 8/Timer 16 Control Register	81
Interrupts	83
Interrupt Priority Register	86
Interrupt Request Register	87
Interrupt Mask Register	89
Clock	91
Crystal 1 Oscillator Pin (XTAL1)	
Crystal 2 Oscillator Pin (XTAL2)	92



Internal Clock Signals (SCLK and TCLK)
Resets and Power Management
Power-On Reset Timer
Reset/Stop Mode Recovery Status
Voltage Brownout/Standby 95
Voltage Detection
HALT Mode
STOP Mode
Fast Stop Mode Recovery 97
Stop Mode Recovery Interrupt
Stop Mode Recovery Event Sources 98 SMR Register Events 98
SMR1 Register Events
SMR2 Register Events
SMR3 Register Events 105
Stop Mode Recovery Register 4 109
Watchdog Timer
Z8 LXM CPU Programming Summary 111
Addressing Notation
Flags Register
Condition Codes 115
Z8 LXM CPU Instruction Summary 116
Electrical Characteristics 123
Absolute Maximum Ratings
Standard Test Conditions 124
Capacitance
DC Characteristics
AC Characteristics
Packaging
Ordering Information
Part Number Description
Index
Customer Support



Architectural Overview

Zilog's ZLR64400 ROM MCU is a member of the Crimzon[®] family of infrared microcontrollers. It provides a directly-compatible code upgrade path to other Crimzon MCUs, offers a robust learning function, and features up to 64 KB ROM and 1004 bytes of general-purpose RAM. Two timers allow the generation of complex signals while performing other counting operations. A universal asynchronous receiver/transmitter (UART) allows the ZLR64400 MCU to be a Slave/Master database chip. When the UART is not in use, the baud rate generator (BRG) can be used as a third timer. Enhanced Stop Mode Recovery (SMR) features allow the ZLR64400 MCU to awaken from STOP mode on any change of logic, and on any combination of the 12 SMR inputs. The SMR source can also be used as an interrupt source.

Many high-end remote control units offer a learning function. A learning function allows a replacement remote unit to learn most infrared signals from the original remote unit and regenerate the signal. However, the amplifying circuits of many learning remotes are expensive and are not tuned well. Zilog's ZLR64400 MCU is the first chip dedicated to solve this problem because it offers a built-in tuned amplification circuit in a wide range of positions and battery voltages. The only external component required is a photodiode.

The ZLR64400 MCU greatly reduces system cost, yet improves learning function reliability. With all new features, the ZLR64400 MCU is excellent for infrared remote control and other MCU applications.

Features

Table 1 lists the memory, I/O, and power features of the ZLR64400 ROM Memory microcontroller. Additional features are listed below the table.

ROM (KB)	RAM* (Bytes)	I/O Lines	Voltage Range
64	1004	24, or 16	2.0–3.6 V

Table 1. ZLR64400 ROM MCU Features

The ZLR64400 MCU supports the following 20 interrupt sources with 6 interrupt vectors:

- Two from T8, T16 time-out and capture
- Three from UART Tx, UART Rx, UART BRG
- One from LVD



• 14 from SMR source P20-P27, P30-P33, P00, P07

- Any change of logic from P20-P27, P30-P33 can generate an interrupt or SMR

Additional features include:

- IR learning amplifier
- Low power consumption—8 mW (typical)
- Three standby modes:
 - STOP—1.8 μA (typical)
 - HALT-0.8 mA (typical)
 - Low voltage reset
- Intelligent counter/timer architecture to automate generation or reception and demodulation of complex waveform and pulsed signals:
 - One programmable 8-bit counter/timer with two capture registers and two load registers
 - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair
 - Programmable input glitch filter for pulse reception
 - The UART baud rate generator can be used as another 8-bit timer when the UART is not in use
- Six priority interrupts
 - Three external/UART interrupts
 - Two assigned to counter/timers
 - One low-voltage detection interrupt
- 8-bit UART
 - R_X, T_X interrupts
 - 4800, 9600, 19200 and 38400 baud rates
 - Parity Odd/Even/None
 - Stop bits 1/2
- Low voltage detection and high voltage detection Flags
- Programmable Watchdog Timer (WDT)/Power-On Reset (POR) circuits
- Two on-board analog comparators with independent reference voltages and programmable interrupt polarity
- User selectable options through option bit mask coding (ON/OFF)
 - Port 0 pins 0–3 pull-up transistors
 - Port 0 pins 4–7 pull-up transistors
 - Port 2 pins 0–7 pull-up transistors



- Port 3 pins 0–3 pull-up transistors
- Watchdog Timer enabled at Power-on reset

Note: All signals with an overline, "", are active Low. For example, B/\overline{W} , in which WORD is active Low, and \overline{B}/W , in which BYTE is active Low.

Power connections use the conventional descriptions listed in Table 2.

 Table 2. Power Connections

Connection	Circuit	Device	
Power	V _{CC}	V _{DD}	
Ground	GND	V _{SS}	

>

Functional Block Diagram

Figure 1 displays the functional blocks of the ZLR64400 microcontroller.




Figure 1. ZLR64400 MCU Functional Block Diagram

zilog

Pin Description

Figure 2 displays the pin configuration of the ZLR64400 device in the 20-pin PDIP, SOIC, and SSOP packages.




Figure 2. ZLR64400 MCU 20-Pin PDIP/SOIC/SSOP Pin Configuration

Table 3 lists the functions and signal directions of each pin within the 20-pin PDIP, SOIC, and SSOP packages sequentially by pin.

Pin No	Symbol	Function	Direction
1	P25	Port 2, bit 5	Input/Output
2	P26	Port 2, bit 6	Input/Output
3	P27	Port 2, bit 7	Input/Output
4	P07	Port 0, bit 7	Input/Output
5	V _{DD}	Power Supply	
3	XTAL2	Crystal oscillator	Output
7	XTAL1	Crystal oscillator	Input
3	P31	Port 3, bit 1	Input
9	P32	Port 3, bit 2	Input
10	P33	Port 3, bit 3	Input
11	P34	Port 3, bit 4	Output
12	P36	Port 3, bit 6	Output



Pin No	Symbol	Function	Direction
13 ¹	P00	Port 0, bit 0	Input/Output
	P30	Port 3, bit 0	Input
14	P01	Port 0, bit 1	Input/Output
15	V _{SS}	Ground	
16	P20	Port 2, bit 0	Input/Output
17	P21	Port 2, bit 1	Input/Output
18	P22	Port 2, bit 2	Input/Output
19	P23	Port 2, bit 3	Input/Output
20	P24	Port 2, bit 4	Input/Output

 Table 3. ZLR64400 MCU 20-Pin PDIP/SOIC/SSOP Sequential Pin Identification (Continued)

¹When the Port 0 high-nibble pull-up option is enabled and the P30 input is Low, current flows through the pull-up to Ground.

Table 4 lists the functions and signal direction of each pin within the 20-pin PDIP, SOIC, and SSOP packages by function.

Pin No	Symbol	Function	Direction
13 ¹	P00	Port 0, bit 0	Input/Output
	P30	Port 3, bit 0	Input
14	P01	Port 0, bit 1	Input/Output
4	P07	Port 0, bit 7	Input/Output
16	P20	Port 2, bit 0	Input/Output
17	P21	Port 2, bit 1	Input/Output
18	P22	Port 2, bit 2	Input/Output
19	P23	Port 2, bit 3	Input/Output
20	P24	Port 2, bit 4	Input/Output
1	P25	Port 2, bit 5	Input/Output
2	P26	Port 2, bit 6	Input/Output
3	P27	Port 2, bit 7	Input/Output
8	P31	Port 3, bit 1	Input
9	P32	Port 3, bit 2	Input
10	P33	Port 3, bit 3	Input

Table 4. ZLR64400 MCU 20-Pin PDIP/SOIC/SSOP Functional Pin Identification

zilog

Pin No Symbol Function Direction 11 P34 Port 3, bit 4 Output 12 P36 Port 3, bit 6 Output 5 V_{DD} Power Supply 15 Ground V_{SS} 7 XTAL1 Crystal oscillator Input 6 XTAL2 Crystal oscillator Output

Table 4. ZLR64400 MCU 20-Pin PDIP/SOIC/SSOP Functional Pin Identification

(Continued)

¹When the Port 0 high-nibble pull-up option is enabled and the P30 input is Low, current flows through the pull-up to Ground.

Figure 3 displays the pin configuration of the ZLR64400 device in the 28-pin PDIP, SOIC, and SSOP packages.

	_				_		
			$\overline{\bigcirc}$]		
\checkmark	P25 🗖	1		28	P 24	←	≻
\checkmark	P26 🗖	2		27	P 23	-	►
\checkmark	P27 🗖	3		26	P 22	-	≻
\checkmark	P04 🗖	4		25	P 21	-	►
\checkmark	P05 🗖	5		24	P 20	-	≻
\checkmark	P06 🗖	6	28-Pin	23	口 P03	-	►
\checkmark	P07 🗖	7	PDIP	22	⊐ v _{ss}		
	V _{DD} ⊏	8	SOIC SSOP	21	P 02	-	≻
←	XTAL2	9	550P	20	口 P01	←	►
\longrightarrow	XTAL1	10		19	D P00	←	►
\longrightarrow	P31 🗖	11		18	口 P30	-	
\longrightarrow	P32 🗆	12		17	口 P36		►
\longrightarrow	P33 🗖	13		16	P 37		►
◄	P34 🗖	14		15	P 35		►

Figure 3. ZLR64400 MCU 28-Pin PDIP/SOIC/SSOP Pin Configuration

zilog ₈

Table 5 lists the functions and signal directions of each pin within the 28-pin PDIP, SOIC, and SSOP packages sequentially by pin.

Pin	Symbol	Function	Direction
1	P25	Port 2, bit 5	Input/Output
2	P26	Port 2, bit 6	Input/Output
3	P27	Port 2, bit 7	Input/Output
4	P04	Port 0, bit 4	Input/Output
5	P05	Port 0, bit 5	Input/Output
6	P06	Port 0, bit 6	Input/Output
7	P07	Port 0, bit 7	Input/Output
8	V _{DD}	Power supply	
9	XTAL2	Crystal oscillator	Output
10	XTAL1	Crystal oscillator	Input
11	P31	Port 3, bit 1	Input
12	P32	Port 3, bit 2	Input
13	P33	Port 3, bit 3	Input
14	P34	Port 3, bit 4	Output
15	P35	Port 3, bit 5	Output
16	P37	Port 3, bit 7	Output
17	P36	Port 3, bit 6	Output
18	P30	Port 3, bit 0; connect to V_{CC} if not used	Input
19	P00	Port 0, bit 0	Input/Output
20	P01	Port 0, bit 1	Input/Output
21	P02	Port 0, bit 2	Input/Output
22	V _{SS}	Ground	
23	P03	Port 0, bit 3	Input/Output
24	P20	Port 2, bit 0	Input/Output
25	P21	Port 2, bit 1	Input/Output
26	P22	Port 2, bit 2	Input/Output
27	P23	Port 2, bit 3	Input/Output
28	P24	Port 2, bit 4	Input/Output



Table 6 lists the functions and signal directions of each pin within the 28-pin PDIP, SOIC, and SSOP packages by function.

Pin	Symbol	Function	Direction
19	P00	Port 0, bit 0	Input/Output
20	P01	Port 0, bit 1	Input/Output
21	P02	Port 0, bit 2	Input/Output
23	P03	Port 0, bit 3	Input/Output
4	P04	Port 0, bit 4	Input/Output
5	P05	Port 0, bit 5	Input/Output
6	P06	Port 0, bit 6	Input/Output
7	P07	Port 0, bit 7	Input/Output
24	P20	Port 2, bit 0	Input/Output
25	P21	Port 2, bit 1	Input/Output
26	P22	Port 2, bit 2	Input/Output
27	P23	Port 2, bit 3	Input/Output
28	P24	Port 2, bit 4	Input/Output
1	P25	Port 2, bit 5	Input/Output
2	P26	Port 2, bit 6	Input/Output
3	P27	Port 2, bit 7	Input/Output
18	P30	Port 3, bit 0; connect to V_{CC} if not used	Input
11	P31	Port 3, bit 1	Input
12	P32	Port 3, bit 2	Input
13	P33	Port 3, bit 3	Input
14	P34	Port 3, bit 4	Output
15	P35	Port 3, bit 5	Output
17	P36	Port 3, bit 6	Output
16	P37	Port 3, bit 7	Output
8	V _{DD}	Power supply	
22	V _{SS}	Ground	
10	XTAL1	Crystal oscillator	Input
9	XTAL2	Crystal oscillator	Output





Input/Output Port Pin Functions

The ZLR64400 MCU features three 8-bit ports, which are described below:

- Port 0 is nibble-programmable as either input or output.
- Port 2 is bit-programmable as either input or output.
- Port 3 features four inputs on the lower nibble and four outputs on the upper nibble.

Port 0 and 2 internal pull-ups are disabled on any pin or group of pins when programmed into OUTPUT mode.

Caution: The CMOS input buffer for each Port 0 or 2 pin is always connected to the pin, even when the pin is configured as an output. If the pin is configured as an open-drain output and no external signal is applied, a High output state can cause the CMOS input buffer to float. This might lead to excessive leakage current of more than 100 μ A. To prevent this leakage, connect the pin to an external signal with a defined logic level or ensure its output state is Low, especially during STOP mode.

Port 0, 1, and 2 have both input and output capability. The input logic is always present no matter whether the port is configured as input or output. When doing a READ instruction, the MCU reads the actual value at the input logic but not from the output buffer. In addition, the instructions of OR, AND, and XOR have the Read-Modify-Write sequence. The MCU first reads the port, and then modifies the value and load back to the port.

Precaution must be taken if the port is configured as open-drain output or if the port is driving any circuit that makes the voltage different from the desired output logic. For example, pins P00–P07 are not connected to anything else. If it is configured as open-drain output with output logic as ONE, it is a floating port and reads back as ZERO. The following instruction sets P00–P07 all Low.

AND P0,#%F0

Table 7 on page 11 summarizes the registers used to control I/O ports. Some port pin functions can also be affected by control registers for other peripheral functions.

Table 7. I/O Port Control Registers

A	ddress	(Hex)				
12-Bit	t Bank	c 8-Bit	Register Description	Mnemo	onic Reset	Page No
000	0–3	00	Port 0	P0	XXh	21
002	0–3	02	Port 2	P2	XXh	23
003	0–3	03	Port 3	P3	0Xh	25

Note:





Ad	dress	(Hex)				
12-Bit	Bank	8-Bit	Register Description	Mnemonic	Reset	Page No
0F6	All	F6	Port 2 Mode Register	P2M	FFh	22
0F7	All	F7	Port 3 Mode Register	P3M	XXXX_X000b	24
0F8	All	F8	Port 0 Mode Register	P01M	X1XX_XXX1b	o 20
F00	F	00	Port Configuration Register	PCON	XXXX_X1X0b	o 19

Table 7. I/O Port Control Registers (Continued)


Port 0

Port 0 is an 8-bit, bidirectional, CMOS-compatible port. Its eight I/O lines are configured under software control to create a nibble I/O port. The output drivers are push/pull or open-drain, controlled by bit 2 of the PCON register.

If one or both nibbles are required for I/O operation, they must be configured by writing to the Port 0 Mode Register (P01M). After a hardware reset or a Stop Mode Recovery, Port 0 is configured as an input port.

Port 0, bit 7 is used as the transmit output of the UART when UART Tx is enabled. The I/O function of Port 0, bit 7 is overridden by the UART serial output (TxD) when UART Tx is enabled (UCTL[7] = 1). The pin must be configured as an output for TxD data to reach the pin (POM[6] = 0).

An optional pull-up transistor is available as an user selectable mask option on all Port 0 bits with nibble select. See the configuration displayed in Figure 4 on page 13.



Port 2

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port. Its eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask programmable option bit is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push/pull or open-drain. The Power-On Reset function resets with the eight bits of Port 2 [P27:20] configured as inputs.

Port 2 also has an 8-bit input OR and AND gate and edge detection circuitry, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in DEMODULATION mode. See the configuration displayed in Figure 5 on page 14.

Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
V
Open-Drain
Open-Drain
V
Open-Drain
V
Open-Drain
Open-Drain
Open-Drain
Open-Drain
Open-Drain
Open-Drain
Open-Drain<br/


Port 3

Port 3 is a 8-bit, CMOS-compatible fixed I/O port (see Figure 6 on page 15). Port 3 consists of four fixed inputs (P33:P30) and four fixed outputs (P37:P34). P30, P31, P32, and P33 are standard CMOS inputs with option enabled pull-up transistors and can be configured under software control as interrupts, as receive data input to the UART block, as input to comparator circuits, or as input to the IR learning AMP. P34, P35, P36, and P37 are push/pull outputs, and can be configured as outputs from the counter/timers. The configuration is displayed in Figure 6 on page 15.

ZLR64400 ROM MCU Product Specification

zilog

zilog P30 P31 P32 P33 ZLR64400 Port 3 (I/O) ROM MCU P34 P35 P36 P37 P3M Register, 0F7h 1 = Analog; IR Amp On D2 D1 0 = Digital; IR Amp Off Digital D1 P31 (AN1) IRQ2, P31 Data Latch Comp1 P30 (P_{REF1}) P31 REF IR1 Learning Amplifier IRQ0, P32 Data Latch Comp2 IRQ1, P33 Data Latch 0 From Stop-Mode Recovery Source of SMR



P31 can be used as an interrupt, analog comparator input, infrared learning amplifier input, normal digital input pin and as a Stop Mode Recovery source. When bit 2 of the Port 3 Mode Register (P3M) is set, P31 is used as the infrared learning amplifier, IR1. The reference source for IR1 is GND. The infrared learning amplifier is disabled during STOP mode. When bit 1 of P3M is set, the part is in ANALOG mode and the analog comparator, COMP1 is used. The reference voltage for COMP1 is P30 (P_{REF1}). When in ANALOG mode, P30 cannot be read as a digital input when the CPU reads bit 0 of the Port 3

ZLR64400 ROM MCU Product Specification

15

zilog 1

Register; such reads always return a value of 1. Also, when in ANALOG mode, P31 cannot be used as a Stop Mode Recovery source because in STOP mode, the comparator is disabled, and its output will not toggle. The programming of Bit 2 of the P3M register takes precedence over the programming of Bit 1 in determining the function of P31. If both bits are set, P31 functions as an IR learning amplifier instead of an analog comparator. The output of the function selected for P31 can be used as a source for IRQ2 interrupt assertion (see Figure 6 on page 15). The IRQ2 interrupt can be configured to be based upon detecting a rising, falling, or edge-triggered input change using Bits 6 and 7 of the IRQ register. The P31 output stage signal also goes to the Counter/Timer edge detection circuitry in the same way that P20 does.

P32 can be used as an interrupt, analog comparator, UART receiver, normal digital input and as a Stop Mode Recovery source. When bit 6 of UCTL is set, P32 functions as a receive input for the UART. When bit 1 of the P3M Register is set, thereby placing the part into ANALOG mode, P32 functions as an analog comparator, Comp2. The reference voltage for Comp2 is P33 (P_{REF} 2). P32 can be used as a rising, falling or edge-triggered interrupt, IRQ0, using IRQ register bits 6 and 7. If UART receiver interrupts are not enabled, the UART receive interrupt is used as the source of interrupts for IRQ0 instead of P32. When in ANALOG mode P32 cannot be used as a Stop Mode Recovery source because the comparators are turned OFF in STOP mode.

When in ANALOG mode, P33 cannot be read through bit 3 of the Port 3 Register as a digital input by the CPU. In this case, a read of bit 3 of the Port 3 Register indicates whether a Stop Mode Recovery condition exists. Reading a value of 0 indicates that a Stop Mode Recovery condition does exist; if the ZLR64400 MCU is presently in STOP mode, it will exit STOP mode. Reading a value of 1 indicates that no condition exists to remove the ZLR64400 from STOP mode. Additionally, when in ANALOG mode, P33 cannot be used as an interrupt source. Instead, the existence of a Stop Mode Recovery condition can generate an interrupt, if enabled. P33 can be used as a falling-edge interrupt, IRQ1, when not in ANALOG mode. IRQ1 is also used as the UART T_X interrupt and the UART BRG interrupt. Only one source is active at a time. If bits 7 and 5 of UCTL are set to 1, IRQ1 will transmit an interrupt when the Transmit Shift Register is empty. If bits 0 and 5 of UCTL are set to 1 and bit 6 of UCTL is cleared to 0, the BRG interrupts will activate IRQ1.

Note:

Comparators and the IR amplifier are powered down by entering STOP mode. For P30:P33 to be used as a Stop Mode Recovery source during STOP mode, these inputs must be placed into DIGITAL mode. When in ANALOG mode, do not configure any Port 3 input as a Stop Mode Recovery source. The configuration of these inputs must be re-initialized after Stop Mode Recovery or Power-On Reset.

zilog ₁₇

Pin	I/O	Counter/Timers	Comparator	Interrupt	IRAMP	UART
P30	IN		REF1			
P31	IN	IN	AN1	IRQ2	IR1	
P32	IN		AN2	IRQ0		UART Rx
P33	IN		REF2	IRQ1		
P34	OUT	Т8	AO1		IROUT	
P35	OUT	T16				
P36	OUT	T8/T16				
P37	OUT		AO2			

Table 8.Summary of Port 3 Pin Functions

Port 3 also provides output for each of the counter/timers and the AND/OR Logic (see Figure 7 on page 18). Control is performed by programming CTR1 bits 5 and 4, CTR0 bit 0, and CTR2 bit 0.




Figure 7. Port 3 Counter/Timer Output Configuration

Comparator Inputs

In ANALOG mode, P31 and P32 have a comparator front end. The comparator reference is supplied by P33 and P_{REF1}. In this mode, the P33 internal data latch and its corresponding IRQ1 are diverted to the Stop Mode Recovery sources (excluding P31, P32, and P33) as displayed in Figure 6 on page 15. In DIGITAL mode, P33 is used as bit 3 of the Port 3 input register, which then generates IRQ1.

Note:

Comparators are powered down by entering STOP mode. For P30:P33 to be used as a Stop Mode Recovery source, these inputs must be placed in DIGITAL mode.

Comparator Outputs

The comparators can be programmed to be output on P34 and P37 by setting bit 0 of the PCON Register.

Port Configuration Register (PCON)

The Port Configuration (PCON) register (Table 9) configures the Port 0 output mode and the comparator output on Port 3. The PCON register is located in expanded register Bank F, address 00h.

Table 9. Port Configuration Register (PCON)

Bit	7 6 5 4 3		2	1	0				
Field	Reserved			ed		Port 0 Output Mode	Reserved	Comp./IR Amp. Output Port 3	
Reset	Х	Х	X X X X		Х	1	Х	0	
R/W							—	W	
Address	Bank F: 00h; Linear: F00h								
Bit Position Value Description									

[7:3]	_	Reserved—Writes have no effect; reads 11111b.
[2]	0 1	Port 0 Output Mode—Controls the output mode of port 0. Write only; reads return 1. Open-drain Push/pull
[1]		Reserved—Writes have no effect; reads 1.
[0]	0 1	Comparator or IR Amplifier Output Port 3—Select digital outputs or comparator and IR amplifier outputs on P34 and P37. Write only; reads return 1. P34 and P37 outputs are digital. P34 is Comparator 1 or IR Amplifier output, P37 is Comparator 2 output.

This register is not reset after a Stop Mode Recovery.

Port 0 Mode Register

The Port 0 Mode Register determines the I/O direction of Port 0. The Port 0 direction is nibble-programmable. Bit 6 controls the upper nibble of Port 0, bits [7:3]. Bit 0 controls the lower nibble of Port 0, bits [3:0]. See Table 10.

Table 10. Port 0 Mode Register (P01M)

Bit	7	7	6	5	4	3	2	1	0
Field	Rese	erved	P07:P04 Mode		F	Reserve	d		P03:P00 Mode
Reset	>	<	1	Х	Х	Х	Х	Х	1
R/W	-	_	W	_		_	_		W
Address			Bank	Indepe	ndent: F	8h; Line	ear: 0F8	3h	
Bit Position	Value Description								
7	0	Rese	rved—Writes have r	no effect	. Reads	1b.			
[6]	0	P07:F Outpu	P04 Mode ut.						
	1	Input.							
[5:1]		Rese	rved—Writes have r	no effect	. Reads	111111	Э.		
[0]		P00:F	P03 Mode						
	0	Outpu							
	1	Input.							

Note: Only P00, P01, and P07 are available on Crimzon[®] ZLR64400 MCU 20-pin configurations.

Note:



Port 0 Register

The Port 0 Register allows read and write access to the Port 0 pins (Table 11).

Table 11. Port 0 Register (P0)

Bit	7	6	5	4	3	2	1	0
Field	P07	P06	P05	P04	P03	P02	P01	P00
Reset	Х	Х	Х	Х	Х	Х	Х	Х
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	Bank 0–3: 00h; Linear: 000h							

Bit Position	R/W	Description
[7]		Port 0 Pin 7—Available for I/O if UART Tx is disabled.
	Read:	(Pin configured as input or output in P01M register.)
	0	Pin level is Low.
	1	Pin level is High.
	Write:	(Pin configured as output in P01M register, UCTL[7]=0.)
	0	Assert pin Low.
	1	Assert pin High if configured as push-pull; make pin high-impedance if it is open drain.
[6:0]		Port 0 Pins 6–0—Each bit provides access to the corresponding Port 0 pin.
	Read:	(Pin configured as input or output in P01M register.)
	0	Pin level is Low.
	1	Pin level is High.
	Write:	(Pin configured as output in P01M register.)
	0	Assert pin Low.
	1	Assert pin High if configured as push-pull; make pin high-impedance if it is open-drain.

Note: *Only P00, P01, and P07 are available on Crimzon ZLR64400 MCU 20-pin configura-tions.*



Port 2 Mode Register

The Port 2 Mode Register determines the I/O direction of each bit on Port 2. Bit 0 of the Port 3 Mode Register determines whether the output drive is push/pull or open-drain. See Table 12.

Table 12. Port 2 Mode Register (P2M)

Bit	7	6	5	4	3	2	1	0
Field	P27 I/O Definition	P26 I/O Definition	P25 I/O Definition	P24 I/O Definition	P23 I/O Definition	P22 I/O Definition	P21 I/O Definition	P20 I/O Definition
Reset	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	Bank Independent: F6h; Linear: 0F6h							

Bit Desition	Value	Description
Position	value	Description
[7]	0	Defines P27 as output.
	1	Defines P27 as input.
[6]	0	Defines P26 as output.
	1	Defines P26 as input.
[5]	0	Defines P25 as output.
	1	Defines P25 as input.
[4]	0	Defines P24 as output.
	1	Defines P24 as input.
[3]	0	Defines P23 as output.
	1	Defines P23 as input.
[2]	0	Defines P22 as output.
	1	Defines P22 as input.
[1]	0	Defines P21 as output.
	1	Defines P21 as input.
[0]	0	Defines P20 as output.
_	1	Defines P20 as input.

Note: This register is not reset after a Stop Mode Recovery.



Port 2 Register

The Port 2 Register allows read and write access to the Port 2 pins. See Table 13.

Table 13. Port 2 Register (P2)

Bit	7	6	5	4	3	2	1	0
Field	P27	P26	P25	P24	P23	P22	P21	P20
Reset	Х	Х	Х	Х	Х	Х	Х	Х
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	Bank 0–3: 02h; Linear: 002h							

Bit

Position	Value	Description
[7:0]		Port 2 Pins 7–0—Each bit provides access to the corresponding Port 2 pin.
	Read:	(Pin configured as input or output in P2M register.)
	0	Pin level is Low.
	1	Pin level is High.
	Write:	(Pin configured as output in P2M register.)
	0	Assert pin Low.
	1	Assert pin High if configured as push-pull; make pin high-impedance if it is open-drain.



Port 3 Mode Register

The Port 3 Mode Register is used primarily to configure the functionality of the Port 3 inputs. When bit 2 is set, the IR Learning Amplifier is used instead of the COMP1 comparator, regardless of the value of bit 1. See Table 14.

Table 14. Port 3 Mode Register (P3M)

Bit	7	6	5	4	3	2	1	0	
Field		F	Reserve	d		IR Learning Amplifier	Digital/Analog Mode	Port 2 Open- Drain	
Reset	Х	Х	Х	X X X		0	0	0	
R/W	—	_	_		_	W	W	W	
Address		Bank Independent: F7h; Linear 0F7h							
Bit Position	R/W	R/W Value Description							
[7:3]			Reserv	Reserved—Writes have no effect. Reads return 11111b.					
[2]	W	0 1		IR Learning Amplifier disabled. IR Learning Amplifier enabled with P31 configured as amplifier input.					
[1]	W	0 1 0 1	Digital/Analog Mode P30, P31, P32, P33 are digital inputs. P30, P32, and P33 are comparator inputs. If P3M[2]=0, P31 is also a comparator input. If P3M[2]=1, P31 is the IR amplifier input. Port 2 open-drain. Port 2 push/pull.						
			Port 2	pusn/pi	JII.				

Note: This register is not reset after a Stop Mode Recovery.



Port 3 Register

The Port 3 Register allows read access to port pins P33 through P30 and write access to the port pins P37 through P34. See Table 15.

Table 15. Port 3 Register (P3)

Bit		7	6	5	4	3	2	1	0	
Field	P	37	P36	P35	P34	P33	P32	P31	P30	
Reset	(C	0	0	0	Х	Х	Х	Х	
R/W	R/	/W	R/W							
Address		Banks 0–3: 03h; Linear: 003h								
Bit Position	n Value Description									
[7]	Write: 0 1	· · · · · · · · · · · · · · · · · · ·								
[6]	Write: 0 1	Port 3, pin 6 Output—Writes to this bit do not affect the pin state if register bits CTR1[7:6]=01, which configures P36 as the Timer 8 and Timer 16 combined logic output. P36 asserted Low. P36 asserted High. A read returns the last value written to this bit.								
[5]	Write: 0 1	Port 3, pin 5 Output—Writes to this bit do not affect the pin state if register bit CTR2[0]=1, which configures P35 as the Timer 16 output. P35 asserted Low. P35 asserted High. A read returns the last value written to this bit.								
[4]	Write: 0 1	 Port 3, pin 4 Output—Writes to this bit do not affect the pin state if write only register bit PCON[0]=1, which configures P34 as Comparator 2 output, or register bit CTR0[0]=1, e: which configures P34 as Timer 8 output. P34 asserted Low. P34 asserted High. A read returns the last value written to this bit. 								



Bit Position	Value	Description
[3]	Read:	Port 3, pin 3 Input—Writing this bit has no effect. If P3M[1]=0:
	0	P33 is Low.
	1	P33 is High. If P3M[1]=1 or SMR4[4]=1:
	0	SMR condition exists.
	1	SMR condition does not exist.
[2]	Read:	Port 3, pin 2 Input—Writing this bit has no effect. If P3M[1]=0:
	0	P32 input is Low.
	1	P32 input is High.
	_	If P3M[1]=1:
	0	Comparator 2 output is Low.
	1	Comparator 2 output is High.
[1]	Read:	Port 3, pin 1 Input—Writing this bit has no effect. If P3M[2:1]=00:
	0	P31 input is Low.
	1	P31 input is High. If P3M[2:1]=01:
	0	Comparator 1 output is Low.
	1	Comparator 1 output is High. If P3M[2:1]=10 or 11:
	0	IR amplifier output is Low.
	1	IR amplifier output is High.
[0]	Read:	Port 3, pin 0 Input—Writing this bit has no effect. If P3M[1]=00:
	0	P30 input is Low.
	1	P30 input is High.
		If P3M[1]=1:
	1	Reads as 1.

Note: *This register is not reset after a Stop Mode Recovery.*



Memory and Registers

The Z8 LXM CPU used in the ZLR64400 family of devices incorporate special features to extend the available memory space while maintaining the benefits of a $Z8^{\ensuremath{\mathbb{R}}}$ CPU core in consumer and battery operated applications.

ROM Program/Constant Memory

The ZLR64400 family of devices can address up to 64 KB of ROM, used for object code (program instructions and immediate data) and constant data (ROM tables and data constants).

The first 12 bytes of the memory are reserved for the six available 16-bit interrupt request (IRQ) vectors. On reset, program execution begins at address 000Ch in the memory. Execution rolls over to the beginning of the memory if the program counter exceeds the address (FFFFh).

The entire ROM memory is available for either program code or constant data. Constant data can be accessed only by the Load Constant (LDC and LDCI) instructions. LDC and LDCI use 16-bit addresses to access the memory.

Figure 8 on page 28 displays the Program/Constant memory map for the device.

ZLR64400 ROM MCU **Product Specification** zilog **ROM Memory** FFFFh Program or Constants 000Ch (Reset) IRQ 0-5 Vectors 0000h = 16-bit Address

Figure 8. Program/Constant Memory Map

Not to Scale

Register File

This device features 1056 bytes of register file space, organized in 256-byte banks. Bank 0 contains 237 bytes of RAM addressed as general-purpose registers, 4 port addresses (of which one is reserved), and 16 control register addresses. Banks 1, 2, and 3 each contain 256 general-purpose register bytes. Banks D and F each contain 16 addresses for control registers. All other banks are reserved and must not be selected.

The current bank is selected for 8-bit direct or indirect addressing by writing Register Pointer bits RP[3:0]. In the current bank, a 16-byte working register group (addressed as R0–R15) is selected by writing RP[7:4]. A working register operand requires only 4 bits of Program Memory. There are 16 working register groups per bank. See Figure 9 on page 30 and Figure 10 on page 31.

8-bit addresses in the range F0h–FFh (and the equivalent 4-bit addresses) are bank-independent, meaning they always access the control registers in Bank 0, regardless of the RP[3:0] value. Addresses in the range 00h–03h always access the Bank 0 Port registers

zilog 2

unless Bank D or F is selected. (Port 01h is not implemented in this device.) When Bank D or F is selected, addresses 10h–EFh access the Bank 0 general-purpose registers.


The LDX and LDX1 instructions or indirect addressing can be used to access the Bank 1–3 registers not accessible by 8-bit or working register addresses (12-bit addresses 100h–103h, 1F0h–1FFh, 200h–203h, 2F0h–2FFh, 300h–303h, and 3F0h–3FFh). See Linear Memory Addressing on page 32.

Stack

The stack pointer register (SPL) is Bank 0 register FFh. Operations that use the stack pointer always addresses Bank 0, regardless of the RP[3:0] setting. For details about the stack, refer to *Z8 LXM CPU Core User Manual (UM0183)*.

This device does not use a stack pointer high byte. Bank 0 register FEh can be used to store user data, see User Data Register on page 36.






= Bank-Independent Address (Always Accesses Bank 0)

* Compiler's default interrupt service routine working registers. Not to Scale

Figure 9. Register File 8-Bit Banked Address Map





* RP = 00: selects Register Bank 0, Working Register Group 0

Figure 10. Register Pointer—Detail



Register Pointer Example

But if:

The counter/timers are mapped into ERF group D. Access is easily performed using the following code segment.

```
LD RP, #0Dh ; Select ERF D for access to Bank D
; (working register group 0)
LD R0,#xx ; load CTR0
LD 1, #xx ; load CTR1
LD R1, 2 ; CTR2 \rightarrow CTR1
LD RP, #7Dh ; Select Expanded Register Bank D and working
; register group 7 of Bank 0 for access.
LD 71h, 2 ; CTR2 \rightarrow register 71h
LD R1, 2 ; CTR2 \rightarrow register 71h
```

Linear Memory Addressing

In addition to using the RP Register to designate a bank and working register group for 8bit or 4-bit addressing, programs can use 12-bit linear addressing to load a register in any other bark to or from a register in the current bank. Linear addressing is implemented in the LDX and LDXI instructions only. Linear addressing treats the register file as if all of the registers are logically ordered end-to-end, as opposed to being grouped into banks and working register groups, as displayed in Figure 11 on page 34. For linear addressing, register file addresses are numbered sequentially from Bank 0, register 00h to Bank 0, register FFh, then continuing with Bank 1, register 00h, and so on up to Bank F, register FFh.

Using the LDX and/or the LDXI instructions, either the target or destination register location can be addressed through a 12-bit linear address value stored in a general-purpose register pair. For example, the following code uses linear addressing for the source of a register transfer operation and uses a working register address for the target.




SRP #%23 ;Set working register group 2 in bank 3
LD R0, #%55 ;Load 55 into working register R0 in the current
;group and bank (linear address 320h)
SRP #%12 ;Set working register group 1 in bank 2
LD R6, #%03 ;Load high byte of source linear address (0320h)
LD R7, #%20 ;Load low byte of source linear address (0320h)
LD R0, @RR6 ;Load linear address 320h contents (55h) into
;working register R0 in the current group and
;bank (linear address 210h)

From the above example, the source register is referenced via a linear address value contained within registers R6 and R7, whereas the destination is referenced via the SRP setting and a working register. For detailed explanation on LDX and LDXI instructions, refer to *Z8 LXM CPU Core User Manual (UM0183)*.

Note: *The* LDE *and* LDEI *instructions that existed in the* Z8 *CPU are no longer valid; they have been replaced by the* LDX *and* LDXI *instructions.*







Not to Scale

Figure 11. Register File LDX, LDXI Linear 12-Bit Address Map



Register Pointer Register

The upper nibble of the register pointer (Table 16) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Crimzon[®] ZLR64400 MCU family, banks 0, 1, 2, 3, F, and D are implemented. A 0h in the lower nibble allows the normal register file (Bank 0) to be addressed. Any other value from 01h to 0Fh exchanges the lower 16 registers to an expanded register bank.

Table 16. Register Pointer Register (RP)

Bit	7	6	5	4	3	2	1	0	
Field	Wor	king Registe	er Group Po	inter	Register Bank Pointer				
Reset	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address			Bank Ir	ndependent	FDh; Linea	r 0FDh			
Bit Position	Value Des	scription							
[7:4]		Working Register Group Pointer 0h–Fh Determines which 16-byte working group is addressed.							
[3:0]	•	Register Bank Pointer 0h–Fh Determines which bank is active.							



User Data Register

Bank-independent register FEh is available for user data storage. See Table 17.

Note: *Do not use register FEh as a counter for the* DJNZ *instruction.*

Table 17. User Data Register (USER)

Bit	7	6	5	4	3	2	1	0
Field				User	Data			
Reset	Х	Х	Х	Х	Х	Х	Х	Х
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address			Bank Ir	dependent:	FEh; Linea	r: 0FEh		
Bit Position	Value D	escription						
[7:0]	00h-FFh U	ser Data						

Stack Pointer Register

The Stack Pointer register contains the 8-bit address of the stack pointer. The stack pointer resides in Bank 0 of RAM. The stack address is decremented prior to a PUSH operation and incremented after a POP operation. The stack address always points to the data stored at the 'top' of the stack (the lowest stack address). During a call instruction, the contents of the Program Counter are saved on the stack. Interrupts cause the contents of the Program Counter and Flags registers to be saved on the stack. An overflow or underflow can occur when the stack address is incremented or decremented during normal operations. You must prevent this occurrence or unpredictable operations will result. See Table 18.

Table 18. Stack Pointer Register (SPL)

Bit	7	6	5	4	3	2	1	0		
Field		Stack Pointer								
Reset	Х	Х	Х	Х	Х	Х	Х	Х		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address			Bank Ir	ndependent:	FFh; Linea	r: 0FFh				
Bit Position	Description									
[7:0]	Stack Pointer	ack Pointer								



Register File Summary

Table 19 maps each linear (12-bit) register file address to the associated register, mnemonic, and reset value. The table also lists the register bank (or banks) and corresponding 8-bit address, if any, for each register, plus a page link to the detailed register diagram.

Throughout this book, an 'X' in a number denotes an undefined digit. A '—' (dash) in a table cell indicates that the corresponding attribute does not apply to the listed item. Reset value digits highlighted in grey are not reset by a Stop Mode Recovery. Register bit SMR[7] (shown in **boldface**) is set to 1 instead of reset by a Stop Mode Recovery.

12-Bit	Bank	8-Bit	Register Description	Mnemonic	Reset	Page No
000	0–3	00	Port 0	P0	XXh	21
001	0–3	01	Reserved	—	—	_
002	0–3	02	Port 2	P2	XXh	23
003	0–3	03	Port 3	P3	0Xh	25
004–00F	0	04–0F	General-Purpose Registers (Bank 0 Only)	_	XXh	
010–0EF	0,D,F	10–EF	General-Purpose Registers (Banks 0, D, F)—	XXh	—
0F0	All	F0	Reserved			—
0F1	All	F1	UART Receive/Transmit Data Register	URDATA/ UTDATA	XXh	52
0F2	All	F2	UART Status Register	UST	0000_0010b	53
0F3	All	F3	UART Control Register	UCTL	00h	54
0F4	All	F4	UART Baud Rate Generator Constant	BCNST	FFh	55
0F5	All	F5	Reserved	—	_	
0F6	All	F6	Port 2 Mode Register	P2M	FFh	22
0F7	All	F7	Port 3 Mode Register	P3M	XXXX_X000b	24
0F8	All	F8	Port 0 Mode Register	P01M	X1XX_XXX1b	20

Table 19. Register File Address Summary

Address (Hex)

zilog

Add	ress (ł	lex)				
12-Bit	Bank	8-Bit	Register Description	Mnemonic	Reset	Page No
0F9	All	F9	Interrupt Priority Register	IPR	XXh	87
0FA	All	FA	Interrupt Request Register	IRQ	00h	89
0FB	All	FB	Interrupt Mask Register	IMR	0XXX_XXXb	86
0FC	All	FC	Flags Register	FLAGS	XXh	114
0FD	All	FD	Register Pointer	RP	00h	35
0FE	All	FE	User Data Register	USER	XXh	36
0FF	All	FF	Stack Pointer Register	SPL	XXh	36
100–103		_	General-Purpose Registers (12-Bit Only)	_	XXh	
104–1EF	1	04–EF	General-Purpose Registers	_	XXh	_
1F0–203			General-Purpose Registers (12-Bit Only)	_	XXh	_
204–2EF	2	04–EF	General-Purpose Registers	—	XXh	
2F0–303			General-Purpose Registers (12-Bit Only)	_	XXh	_
304–3EF	3	04–EF	General-Purpose Registers	—	XXh	
3F0–3FF		_	General-Purpose Registers (12-Bit Only)	_	XXh	
400–CFF			Reserved	_	_	_
D00	D	00	Counter/Timer 8 Control Register	CTR0	0000_0000b	75
D01	D	01	Timer 8 and Timer 16 Common Functions	CTR1	0000_0000b	77
D02	D	02	Counter/Timer 16 Control Register	CTR2	0000_0000b	80
D03	D	03	Timer 8/Timer 16 Control Register	CTR3	0000_0XXXb	81
D04	D	04	Counter/Timer 8 Low Hold Register	TC8L	00h	74
D05	D	05	Counter/Timer 8 High Hold Register	TC8H	00h	74
D06	D	06	Counter/Timer 16 Low Hold Register	TC16L	00h	73
D07	D	07	Counter/Timer 16 High Hold Register	TC16H	00h	73
D08	D	08	Timer 16 Capture Low Register	LO16	00h	72
D09	D	09	Timer 16 Capture High Register	HI16	00h	72

Table 19. Register File Address Summary (Continued)

38



39

12-Bit	Bank	8-Bit	Register Description	Mnemonic	Reset	Page No
D0A	D	0A	Timer 8 Capture Low Register	LO8	00h	71
D0B	D	0B	Timer 8 Capture High Register	HI8	00h	71
D0C	D	0C	Low-Voltage Detection Register	LVD	1111_1000b	96
D0D-D0F	D	0D-0F	Reserved	_	_	_
D10–DFF	:	_	Reserved (8-Bit access goes to Bank 0)	_	_	_
F00	F	00	Port Configuration Register	PCON	XXXX_X1X0b	19
F01–F09	F	01–09	Reserved	_	_	_
F0A	F	0A	Stop Mode Recovery Register 4	SMR4	XXX0_0000b	109
F0B	F	0B	Stop Mode Recovery Register	SMR	0010_0000b	100
F0C	F	0C	Stop Mode Recovery Register 1	SMR1	00h	103
F0D	F	0D	Stop Mode Recovery Register 2	SMR2	X0X0_00XXb	105
F0E	F	0E	Stop Mode Recovery Register 3	SMR3	X0h	108
F0F	F	0F	Watchdog Timer Mode Register	WDTMR	XXXX_1101b	110
F10–FFF			Reserved (8-Bit access goes to Bank 0)	_		_

Table 19. Register File Address Summary (Continued)

Address (Hex)





Infrared Learning Amplifier

The ZLR64400 MCU's infrared learning amplifier allows you to detect and decode infrared transmissions directly from the output of the receiving diode without the need for external circuitry. See Port 3 on page 14.

An IR diode can be connected to the IR amp as displayed in Figure 12. When the IR amp is enabled and an input current is detected on Port 3, pin 1 (P31), the IR amp outputs a logical High value. When the input current is below the switching threshold of the IR amp, the amp outputs a logical Low value.

Within the MCU, the IR amp output goes to the capture/timer logic, which can be programmed to demodulate the IR signal. The IR amp output can also be read by the CPU, or drive the Port 3, pin 4 (P34) output if write-only register bit PCON[0] is written with a 1.

The IR learning amp can demodulate signals up to a frequency of 500 kHz. A special mode exists that allows you to capture the third, fourth, and fifth edges of the IR amp output and generate an interrupt.




Figure 12. Learning Amplification Circuitry with the ZLR64400 MCU

For details about programming the timers to demodulate a received signal, see Timers on page 57.





UART

The universal asynchronous receiver/transmitter (UART) is a full-duplex communication channel capable of handling asynchronous data transfers. The two UARTs use a single 8-bit data mode with selectable parity. The features of UARTs include:

- 8-bit asynchronous data transfer
- Selectable even- and odd-parity generation and checking
- One or two Stop bits
- Separate transmit and receive interrupts
- Framing, overrun, and break detection
- Separate transmit and receive enables
- 8-bit baud rate generator (BRG)
- BRG TIMER mode
- UART operational during HALT mode

Table 20. UART Control Registers


Address (Hex)

12-Bit	Bank	8-Bit	Register Description	Mnemonic	Reset	Page No
0F1	All	F1	UART Receive/Transmit Data Register	URDATA/ UTDATA	XXh	52
0F2	All	F2	UART Status Register	UST	0000_0010b	53
0F3	All	F3	UART Control Register	UCTL	00h	54
0F4	All	F4	UART Baud Rate Generator Constant	BCNST	FFh	55

Architecture

The UARTs consist of three primary functional blocks: transmitter, receiver, and BRG. The UART transmitter and receiver function independently, but employ the same baud rate and data format. Figure 13 on page 44 displays the UART architecture.







Operation

The UART channel can be used to communicate with a master microprocessor or as a slave microprocessor, both of which exhibit transmit and receive functionality. The UART channel can be operated either by polling the UART Status register or via interrupts. The UART remains active during HALT mode. If neither the transmitter nor the receiver is enabled, the UART baud rate generator can be used as an additional timer. The UART contains a noise filter for the receiver that can be enabled.

45

Data Format

The UART always transmits and receives data in an 8-bit data format, with the least-significant bit occurring first. An even or odd parity bit can be optionally added to the data stream. Each character begins with an active Low Start bit and ends with either 1 or 2 active High Stop bits. Figure 14 and Figure 15 on page 45 display the asynchronous data format employed by the UARTs without parity and with parity, respectively.




Figure 14. UART Asynchronous Data Format without Parity




Figure 15. UART Asynchronous Data Format with Parity

Transmitting Data Using the Polled Method

Follow the steps below to transmit data using the polled method of operation:

- 1. Write to the baud rate generator constant (BCNST) register, address 0F4h, to set the appropriate baud rate.
- 2. Write a 0 to bit 6 of the P01M register.
- 3. Write to the UART control register (UCTL) to:
 - (a) Set the transmit enable bit, UCTL[7], to enable the UART for data transmission.
 - (b) If parity is appropriate, set the parity enable bit, UCTL[4] to 1 and select either Even or Odd parity (UCTL[3]).

zilog

- 4. Check the Transmit Status register bit, UST[2], to determine if the Transmit Data register is empty (indicated by a 1). If empty, continue to step 6. If the Transmit Data register is full (indicated by a 0), continue to monitor the UST[2] bit until the Transmit Data register becomes available to receive new data.
- 5. Write the data byte to the UART Transmit Data register, 0F1h. The transmitter automatically transfers the data to the internal transmit shift register and transmits the data.
- 6. To transmit additional bytes, return to step 4.
- 7. Before disabling the transmitter, read the transmit completion status bit, UST[1]. If UST[1]=0, continue to monitor the bit until it changes to 1, which indicates that all data in the Transmit Data and internal shift registers has been transmitted.

Caution: Data written while the transmit enable bit is clear (UCTL[7]=0) will not be transmitted. Data written while the transmit data status bit is clear (UST[2]=0) overwrites the previous value written, so the previous written value will not be transmitted. Disabling the UART transmitter while the transmit completion status bit is clear (UST[1]=0) can corrupt the byte being transmitted.

Transmitting Data Using the Interrupt-Driven Method

The UART transmitter interrupt indicates the availability of the Transmit Data register to accept new data for transmission. Follow the steps below to configure the UART for interrupt-driven data transmission:

- 1. Write to the BCNST register to set the appropriate baud rate.
- 2. Write a 0 to bit 6 of the P01M register.
- 3. Execute a DI instruction to disable interrupts.
- 4. Write to the Interrupt control registers to enable the UART Transmitter interrupt and set the appropriate priority.
- 5. Write to the UART Control register to:

(a) Set the transmit enable bit (UCTL bit 7) to enable the UART for data transmission.(b) Enable parity, if appropriate, and select either even or odd parity.

- 6. Execute an EI instruction to enable interrupts.
- 7. Because the transmit buffer is empty, an interrupt is immediately executed.
- 8. Write the data byte to the UART Transmit Data register. The transmitter automatically transfers the data to the internal transmit shift register and transmits the data.
- 9. Execute the IRET instruction to return from the interrupt-service routine and wait for the Transmit Data register to again become empty.

- 10. Before disabling the transmitter, read the transmit completion status bit, UST[1]. If UST[1]=0, continue to monitor the bit until it changes to 1, which indicates that all data in the Transmit Data and internal shift registers has been transmitted.
- **Caution:** Data written while the transmit enable bit is clear (UCTL[7]=0) will not be transmitted. Data written while the transmit data status bit is clear (UST[2]=0) overwrites the previous value written, so the previous written value will not be transmitted. Disabling the UART transmitter while the transmit completion status bit is clear (UST[1]=0) can corrupt the byte being transmitted.

Receiving Data Using the Polled Method

Follow the steps below to configure the UART for polled data reception:

- 1. Write to the BCNST register to set the appropriate baud rate.
- 2. Write to the UART control register (UCTL) to:

(a) Set the receive enable bit (UCTL[6]) to enable the UART for data reception.

- (b) Enable parity, if appropriate and select either even or odd parity.
- 3. Check the receive status bit in the UART Status register, bit UST[7], to determine if the Receive Data register contains a valid data byte (indicated by a 1). If UST[7] is set to 1 to indicate available data, continue to step 4. If the Receive Data register is empty (indicated by a 0), continue to monitor the UST[7] bit awaiting reception of the valid data.
- 4. Read data from the UART Receive Data register.
- 5. Return to step 3 to receive additional data.

Receiving Data Using the Interrupt-Driven Method

The UART Receiver interrupt indicates the availability of new data (as well as error conditions). Follow the steps below to configure the UART receiver for interrupt-driven operation:

- 1. Write to the UART BRG Constant registers to set the appropriate baud rate.
- 2. Execute a DI instruction to disable interrupts.
- 3. Write to the interrupt control registers to enable the UART receiver interrupt and set the appropriate priority.
- 4. Clear the UART Receiver interrupt in the applicable Interrupt Request register.
- 5. Write to the UART Control register (UCTL) to:
 - (a) Set the receive enable bit (UCTL[6]) to enable the UART for data reception.

(b) Enable parity, if appropriate, and select either even or odd parity.

6. Execute an EI instruction to enable interrupts.



The UART is now configured for interrupt-driven data reception. When the UART Receiver interrupt is detected, the associated interrupt service routine (ISR) performs the following:

- 1. Checks the UART Status register to determine the source of the interrupt, whether it is an error, break, or received data.
- 2. Reads the data from the UART Receive Data register if the interrupt was caused by data available.
- 3. Clears the UART receiver interrupt in the applicable Interrupt Request register.
- 4. Executes the IRET instruction to return from the interrupt service routine and await more data.

UART Interrupts

The UART features separate interrupts for the transmitter and the receiver. In addition, when the UART primary functionality is disabled, the Baud Rate Generator can also function as a basic timer with interrupt capability.

Note:

When the UART is set to run at higher baud rates, the UART receiver's service routine might not have enough time to read and manipulate all bits in the UART Status register (especially bits generating error conditions) for a received byte before the next byte is received. You can devise your own hand-shaking protocol to prevent the transmitter from transmitting more data while current data is being serviced.

Transmitter Interrupts

The transmitter generates a single interrupt when the Transmit Status bit, UST[2], is set to 1. This indicates that the transmitter is ready to accept new data for transmission. The Transmit Status interrupt occurs after the internal transmit shift register has shifted the first bit of data out. At this point, the Transmit Data register can be written with the next character to send. This provides 7 bit periods of latency to load the Transmit Data register before the transmit shift register completes shifting the current character. Writing to the UART Transmit Data register clears the UST[2] bit to 0. The interrupt is cleared by writing a 0 to the Transmit Data register.

Receiver Interrupts

The receiver generates an interrupt when any of the following occurs:

• A data byte has been received and is available in the UART Receive Data register. This interrupt can be disabled independent of the other receiver interrupt sources. The received data interrupt occurs once the receive character has been received and placed in the Receive Data register. Software must respond to this received data available condition before the next character is completely received to avoid an overrun error. The interrupt is cleared by reading from the UART Receive Data register.



- A break is received. A break is detected when a 0 is sent to the receiver for the full byte plus the parity and stop bits. After a break is detected, it will interrupt immediately if there is no valid data in the Receive Data register. If data is present in the Receive Data register, an interrupt will occur after the UART Receive Data register is read.
- An overrun is detected. An overrun occurs when a byte of data is received while there is valid data in the UART Receive Data register that has not been read. The interrupt will be generated when you read the UART Receive Data register. The interrupt is cleared by reading the UART Receive Data register. When an overrun error occurs, the additional data byte will not overwrite the data currently stored in the UART Receive Data register.
- A data framing error is detected. A data framing error is detected when the first stop bit is 0 instead of 1. When configured for 2 stop bits, a data framing error is only detected when the first stop bit is 0. A framing error interrupt is generated when the framing error is detected. Reading the UART Receive Data register clears the interrupt.
- **Note:** It is important to ensure that the transmitter uses the same stop bit configuration as the receiver.

UART Overrun Errors

When an overrun error condition occurs the UART prevents overwriting of the valid data currently in the Receive Data register. The Break Detect and Overrun status bits are not displayed until after the valid data has been read.

After the valid data has been read, the UART Status (UST) register is updated to indicate the overrun condition (and Break Detect, if applicable). The UST[7] bit is set to 1 to indicate that the Receive Data register contains a data byte. However, because the overrun error occurred, this byte may not contain valid data and should be ignored. The Break Detect bit, UST[3], indicates if the overrun was caused by a break condition on the line. After reading the status byte indicating an overrun error, the Receive Data register must be read again to clear the error bits is the UART Status 0 register. Updates to the Receive Data register occur only when the next data word is received.

UART Data and Error Handling Procedure

Figure 16 on page 50 displays the recommended procedure for use in UART receiver interrupt service routines.






Figure 16. UART Receiver Interrupt Service Routine Flow

Baud Rate Generator Interrupts

If the BRG interrupt enable is set, the UART Receiver interrupt asserts when the UART BRG reloads. This action allows the Baud Rate Generator to function as an additional counter if the UART functionality is not employed.

UART Baud Rate Generator

The UART BRG creates a lower frequency baud rate clock for data transmission. The input to the BRG is the system clock. The UART Baud Rate Constant register contains an 8-bit baud rate divisor value (BCNST[7:0]) that sets the data transmission rate (baud rate)



of the UART. For programmed register values other than 00h, the UART data rate is calculated using the following equation:

UART Data Rate (bits/s) = $\frac{\text{System Clock Frequency (Hz)}}{16 \times \text{UART Baud Rate Divisor Value (BCNST)}}$

When the UART Baud Rate Low Register is programmed to 00h, the UART data rate is calculated as follows:

UART Data Rate (bits/s) = $\frac{\text{System Clock Frequency (Hz)}}{4096}$

When the UART BRG is used as a general-purpose counter, the counters time out period can be computed as follows based upon the counters clock input being a divide by 16 of the system clock and the maximum count value being 255:

 $\label{eq:constraint} \mbox{Time Out Period } (\mu s) = \frac{16 \times \mbox{UART Baud Rate Divisor Value (BCNST)}}{\mbox{System Clock Frequency (MHz)}}$

• **Note:** In general, the system clock frequency is the XTAL clock frequency divided by 2.

When the UART is disabled, the BRG can function as a basic 8-bit timer with interrupt on time-out. Follow the steps below to configure the BRG as a timer with interrupt on time-out:

- 1. Disable the UART by clearing the receive and transmit enable bits, UCTL[7:6] to 0.
- 2. Load the appropriate 8-bit count value into the UART Baud Rate Generator Constant register. The count frequency is the system clock frequency in Hz divided by 16.
- 3. Enable the Baud Rate Generator timer function and associated interrupt by setting the Baud Rate Generator bit (UCTL bit 0) in the UART Control Register to 1. When configured as an 8-bit timer, the count value, instead of the reload value, is read, and the counter begins counting down from its initial programmed value. Upon timing out (reaching a value of 1), if the time-out interrupt is enabled, an interrupt will be produced. The counter will then reload its programmed start value and begin counting down again.

Table 21 lists a number of BCNST register settings at various baud rates and system clock frequencies.



Target UART Data Rate (baud)	System Clock = 4 MHz, Crystal Clock = 8 MHz	System Clock = 3 MHz, Crystal Clock = 6 MHz
2400	BCNST = 01101000 Actual baud rate = 2403	BCNST = 01001110 Actual baud rate = 2403
4800	BCNST = 00110100 Actual baud rate = 4807	BCNST = 00100111 Actual baud rate = 4807
9600	BCNST = 00011010 Actual baud rate = 9615	BCNST = 00010100 Actual baud rate = 9375
19200	BCNST = 00001101 Actual baud rate = 19230	BCNST = 00001010 Actual baud rate = 18750

Table 21. BCNST Register Settings Examples

UART Receive Data Register/UART Transmit Data Register

The UART Receive/Transmit Data Register is used to send and retrieve data from the UART channel. When the UART receives a byte of data, it can be read from this register. The UART receive interrupt is cleared when this register is used. Data written to this register is transmitted by the UART. See Table 22.

Table 22. UART Receive/Transmit Data Register (URDATA/UTDATA)

Bit	7	6	5	4	3	2	1	0		
Field		UART Receive/Transmit								
Reset	Х	Х	Х	Х	Х	Х	Х	Х		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address			Bank Ir	ndependent	F1h; Linea	r: 0F1h				

Bit Position	Description
[7:0]	UART Receive/Transmit When read, returns received data. When written, transmits written data.



UART Status Register

The UART Status Register shows the status of the UART. Bits [6:3] are cleared by reading the UART Receive/Transmit Register (F1h). See Table 23.

Table 23. UART Status Register (UST)

Bit	7	6	5	4	3	2	1	0
Field	Receive Status	Parity Error	Overrun Error	Framing Error	Break	Transmit Data	Transmit Complete	Noise Filter
Reset	0	0	0	0	0	0	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address			Bank Ir	ndependent:	F2h; Linea	r: 0F2h		

Bit Position	Value	Description
[7]	0 1	Receive Status—Set when data is received; cleared when URDATA is read. UART Receive Data Register empty. UART Receive Data Register full.
[6]	0 1	Parity—Set when a parity error occurs; cleared when URDATA is read. No parity error occurs. Parity error occurs.
[5]	0 1	Overrun—Set when an overrun error occurs; cleared when URDATA is read. No overrun error occurs. Overrun error occurs.
[4]	0 1	Framing—Set when a framing error occurs; cleared when URDATA is read. No framing error occurs. Framing error occurs.
[3]	0 1	Break—Set when a break is detected; cleared when URDATA is read. No break occurs. Break occurs.
[2]	0 1	Transmit Data Status—Set when the UART is ready to transmit; cleared when TRDATA is written. Do not write to the UART Transmit Data Register. UART Transmit Data Register ready to receive additional data.
[1]	0 1	Transmit Completion Status Data is currently transmitting. Transmission is complete.



Bit Position	Value	Description
[0]	Read: 0 1	Noise Filter—Detects noise during data reception. No noise detected. Noise detected.
	Write: 0 1	Turn OFF noise filter. Turn ON noise filter.

UART Control Register

As its name implies, the UART Register controls the UART. In addition to setting bit 5, also set appropriate bit in the Interrupt Mask Register (see Table 44 on page 89).

Note: This register is not reset after a Stop Mode Recovery.

Table 24. UART Control Register (UCTL)

Bit	7	6	5	4	3	2	1	0
Field	Transmitter Enable	Receiver Enable	UART Interrupts Enable	Parity Enable	Parity Select	Send Break	Stop Bits	Baud Rate Generator
Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	Bank Independent: F3h; Linear: 0F3h							

Bit Position	Value	Description
[7]	0	Transmitter disabled.
[.]	1	Transmitter enabled.
[6]	0	Receiver disabled.
	1	Receiver enabled.
[5]	0	UART Interrupts disabled.
	1	UART Interrupts enabled.
[4]	0	Parity disabled.
	1	Parity enabled.
[3]	0	Even parity selected.
	1	Odd parity selected.



Bit Position	Value	Description
[2]	0	No break is sent.
	1	Send Break (force Tx output to 0).
[1]	0	One stop bit.
	1	Two stop bits.
[0]	0 1	Baud Rate Generator—When the transmitter and receiver are disabled, the BRG can be used as an additional timer. When setting this bit, clear bits [7:6] in this register. Also set bit [5] if an interrupt is desired when the BRG is reloaded. BRG used as BRG for UART. BRG used as timer.

Baud Rate Generator Constant Register

The UART BRG determines the frequency at which UART data is received and transmitted. This baud rate is determined by the following formula:

UART Data Rate (bits/s) = $\frac{\text{System Clock Frequency (Hz)}}{16 \times \text{UART Baud Rate Divisor Value (BCNST)}}$

The system clock is usually the crystal clock divided by 2.

When the UART BRG is used as an additional timer, a Read from this register will return the actual value of the count of the BRG in progress and not the reload value. See Table 25.

Note: This register is not reset after a Stop Mode Recovery.

Table 25. Baud Rate Generator Constant Register (BCNST)

Bit	7	6	5	4	3	2	1	0	
Field		Baud Rate Generator Constant							
Reset	1	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	Bank Independent: F4h; Linear: 0F4h								

Bit Position	Description
[7:0]	BRG Constant When read, returns the actual timer count value (when UCTL[0]=1). When written, sets the Baud Rate Generator Constant. The actual baud rate frequency = XTAL ÷ (32 x BCNST).





Timers

The Crimzon[®] ZLR64400 MCU infrared timer contains a 16-bit and an 8-bit counter/ timer, each of which can be used simultaneously for transmitting. In addition, both timers can be used for demodulating an input carrier wave. Both timers share a single input pin.

Figure 17 displays the counter/timer architecture, which is designed to help unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveforms and pulses.

In addition to the 16-bit and 8-bit timers, the UART's baud rate generator can be used as an additional 8-bit timer when the UART receiver is not in use. See UART on page 43.




Figure 17. Counter/Timers Block Diagram

zilog

Table 26 summarizes the registers used to control timers. Some timer functions can also be affected by control registers for other peripheral functions.

Table 26.	Timer	Control	Registers
-----------	-------	---------	-----------

Address (Hex)

Bank	8-Bit	Register Description	Mnemonic	Reset	Page No
D	00	Counter/Timer 8 Control Register	CTR0	0000_0000b	75
D	01	Timer 8 and Timer 16 Common Functions	CTR1	0000_0000b	77
D	02	Counter/Timer 16 Control Register	CTR2	0000_0000b	80
D	03	Timer 8/Timer 16 Control Register	CTR3	0000_0XXXb	81
D	04	Counter/Timer 8 Low Hold Register	TC8L	00h	74
D	05	Counter/Timer 8 High Hold Register	TC8H	00h	74
D	06	Counter/Timer 16 Low Hold Register	TC16L	00h	73
D	07	Counter/Timer 16 High Hold Register	TC16H	00h	73
D	08	Timer 16 Capture Low Register	LO16	00h	72
D	09	Timer 16 Capture High Register	HI16	00h	72
D	0A	Timer 8 Capture Low Register	LO8	00h	71
D	0B	Timer 8 Capture High Register	HI8	00h	71
	D D D D D D D D D D D D D	D 01 D 02 D 03 D 04 D 05 D 06 D 07 D 08 D 09 D 0A	D00Counter/Timer 8 Control RegisterD01Timer 8 and Timer 16 Common FunctionsD02Counter/Timer 16 Control RegisterD03Timer 8/Timer 16 Control RegisterD04Counter/Timer 8 Low Hold RegisterD05Counter/Timer 8 High Hold RegisterD06Counter/Timer 16 Low Hold RegisterD07Counter/Timer 16 Low Hold RegisterD08Timer 16 Capture Low RegisterD09Timer 16 Capture High RegisterD0ATimer 8 Capture Low Register	D00Counter/Timer 8 Control RegisterCTR0D01Timer 8 and Timer 16 Common FunctionsCTR1D02Counter/Timer 16 Control RegisterCTR2D03Timer 8/Timer 16 Control RegisterCTR3D04Counter/Timer 8 Low Hold RegisterTC8LD05Counter/Timer 8 High Hold RegisterTC8HD06Counter/Timer 16 Low Hold RegisterTC16LD07Counter/Timer 16 High Hold RegisterTC16HD08Timer 16 Capture Low RegisterLO16D09Timer 16 Capture High RegisterHI16D0ATimer 8 Capture Low RegisterLO8	D00Counter/Timer 8 Control RegisterCTR00000_0000bD01Timer 8 and Timer 16 Common FunctionsCTR10000_0000bD02Counter/Timer 16 Control RegisterCTR20000_0000bD03Timer 8/Timer 16 Control RegisterCTR30000_00xXXbD04Counter/Timer 8 Low Hold RegisterTC8L00hD05Counter/Timer 8 High Hold RegisterTC8H00hD06Counter/Timer 16 Low Hold RegisterTC16L00hD07Counter/Timer 16 High Hold RegisterTC16H00hD08Timer 16 Capture Low RegisterLO1600hD09Timer 8 Capture Low RegisterHI1600h

Counter/Timer Functional Blocks

The Crimzon ZLR64400 MCU infrared timer contains a glitch filter for removing noise from the input when demodulating an input carrier. Each timer features its own DEMODULATING mode. The T8 timer has the ability to capture only one cycle of a carrier wave of a high-frequency waveform. Each timer can be simultaneously used to generate a signal output.

Input Circuit

Depending on the setting of register bits P3M[2:1] and CTR1[6], the timer/counter input monitors one of the following conditions:

- The P31 digital signal, if CTR1[6]=0 and P3M[2:1]=00.
- The P31 analog comparator output, if CTR1[6]=0 and P3M[2:1]=01.
- The P31 IR amplifier output, if CTR1[6]=0 and P3M[2]=1.

• The P20 digital signal, if CTR16=1.

Based on register bits CTR1[5:4], a pulse is generated at when a rising edge, falling edge, or any edge is detected. Glitches in the input signal are filtered out if they are shorter than the glitch filter width specified in register bits CTR1[3:2]. The input circuit is displayed in Figure 18.




Figure 18. Counter/Timer Input Circuit

T8 TRANSMIT Mode

Before T8 is enabled, the output of T8 depends on CTR1, bit 1. If it is 0, T8_OUT is 1; if it is 1, T8_OUT is 0. See Figure 19 on page 60.






Figure 19. TRANSMIT Mode Flowchart

zilog ₆

When T8 is enabled, the output T8_OUT switches to the initial value (CTR1, bit 1). If the initial value (CTR1, bit 1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter. In SINGLE-PASS mode (CTR0, Bit 6), T8 counts down to 0 and stops, T8_OUT toggles, the time-out status bit (CTR0, bit 5) is set, and a time-out interrupt can be generated if it is enabled (CTR0, bit 1). In MODULO-N mode, upon reaching terminal count, T8_OUT is toggled, but no interrupt is generated. From that point, T8 loads a new count (if the T8_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, and sets the time-out status bit (CTR0, bit 5), thereby generating an interrupt if enabled (CTR0, bit 1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8_OUT level and repeats the cycle. See Figure 20.




Figure 20. 8-Bit Counter/Timer Circuits

You can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded.


Caution: An initial count of 1 is not allowed (a non-function occurs). An initial count of 0 causes TC8 to count from 0 to FFh to FEh.


Note: The "h" suffix denotes hexadecimal values. Transition from 0 to FFh is not a time-out condition.

Caution: Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

zilog ₆₂

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. See Figure 21 and Figure 22.






T8 DEMODULATION Mode

You must program TC8L and TC8H to FFh. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1 bits [5:4]) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1 bits [5:4]) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, bits [1:0]) is set, and an interrupt can be generated if enabled (CTR0, bit 2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the time-out status bit (CTR0, bit 5) is set, and an interrupt can be generated if enabled (CTR0, bit 1). T8 then continues counting from FFh. See Figure 23.








When bit 4 of CTR3 is enabled, the flow of the demodulation sequence is altered. The third edge makes T8 active, and the fourth and fifth edges are captured. The capture interrupt is activated after the fifth event occurs. This mode is useful for capturing the carrier duty cycle as well as the frequency at which the first cycle is corrupted. See Figure 24 and Figure 25 on page 65.












Figure 25. DEMODULATION Mode Flowchart with Bit 4 of CTR3 Set



T16 TRANSMIT Mode

In NORMAL or PING-PONG mode, the output of T16 when not enabled, is dependent on CTR1, bit 0. If it is a 0, T16_OUT is a 1; if it is a 1, T16_OUT is 0. You can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 bits [3:2] to a 10 or 11.

When bit 4 of CTR3 is set, the T16 output does not update. However, time-out interrupts (Flags) are still updated. In addition, the T8 carrier is not disrupted by timing out of the T16 timer.

When T16 is enabled, TC16H * 256 + TC16L is loaded, and T16_OUT is switched to its initial value (CTR1, bit 0). When T16 counts down to 0, T16_OUT is toggled (in NOR-MAL or PING-PONG mode), an interrupt (CTR2, bit 1) is generated (if enabled), and a status bit (CTR2, bit 5) is set. See Figure 26.




Figure 26. 16-Bit Counter/Timer Circuits

Note:

Global interrupts override this function as described in the Interrupts on page 83.

If T16 is in SINGLE-PASS mode, it is stopped at this point (see Figure 27 on page 67). If it is in MODULO-N mode, it is loaded with TC16H * 256 + TC16L, and the counting continues (see Figure 28 on page 67).

You can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded.

 \wedge

Caution: Do not load these registers at the time the values are to be loaded into the counter/timer to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 causes T16 to count from 0 to FFFEh. Transition from 0 to FFFFh is not a time-out condition.





Figure 27. T16_OUT in SINGLE-PASS Mode





T16 DEMODULATION Mode

You must program TC16L and TC16H to FFh. After T16 is enabled, and the first edge (rising, falling, or both depending on CTR1 bits [5:4]) is detected, T16 captures HI16 and LO16, reloads, and begins counting.

If Bit 6 of CTR2 Is 0—When a subsequent edge (rising, falling, or both depending on CTR1 bits [5:4]) is detected during counting, the current count in T16 is complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits

(CTR1, bit 1; bit 0) is set, and an interrupt is generated if enabled (CTR2, Bit 2). T16 is loaded with FFFFh and starts again.

This T16 mode is generally used to measure space time, the length of time between bursts of carrier signal (marks).

If Bit 6 of CTR2 Is 1—T16 ignores the subsequent edges in the input signal and continues counting down. A time-out of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, Bit 2). In this case, T16 does not reload and continues counting. If CTR2 bit 6 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1 bits [5:4]), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 bit 5) is set, and an interrupt time-out can be generated if enabled (CTR2 bit 1).

PING-PONG Mode

This operation mode is only valid in TRANSMIT mode. T8 and T16 must be programmed in SINGLE-PASS mode (CTR0, bit 6; CTR2, bit 6), and PING-PONG mode must be programmed in CTR1 bits [3:2]. You can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8_OUT is set to this initial value (CTR1, bit 1). According to T8_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16_OUT then switches to its initial value (CTR1, bit 0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, bit 1; CTR2, bit 1). To stop the Ping-pong operation, write 00 to bits CTR1 bits [3:2]. See Figure 29 on page 69.

Note: Enabling Ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.

Enable TC8 Time-Out Enable TC16 Time-Out Ping-Pong CTR1 data bits [3:2]

Figure 29. PING-PONG Mode Diagram

Initiating PING-PONG Mode

First, ensure that both counter/timers are not running. Set T8 into SINGLE-PASS mode (CTR0, bit 6), set T16 into SINGLE-PASS mode (CTR2, bit 6), and set the PING-PONG mode (CTR1 bits [3:2]). These instructions are not consecutive and can occur in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7). The initial value of T8 or T16 must not be 1. If you stop the timer and restart the timer, reload the initial value to avoid an unknown previous value.

During PING-PONG Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The time-out bits (CTR0, bit 5; CTR2, bit 5) are set every time the counter/timers reach the terminal count.

Timer Output

The output logic for the timers is displayed in Figure 30 on page 70. P34 is used to output T8_OUT when bit 0 of CTR0 is set. P35 is used to output the value of T16_OUT when bit 0 of CTR2 is set. When bit 6 of CTR1 is set, P36 outputs the logic combination of T8_OUT and T16_OUT via bits [4:5] of CTR1.

ZLR64400 ROM MCU Product Specification

zilog






Figure 30. Output Circuit

Counter/Timer Registers

The following sections describe each of the Timer/Counter registers in detail.

Timer 8 Capture High Register

The Timer 8 Capture High Register holds the captured data from the output of the 8-bit Counter/Timer 0. Typically, this register contains the number of counts when the input signal is 1.

Note: This register is not reset after a Stop Mode Recovery.



Bit	7	6	5	4	3	2	1	0
Field				T8_Cap	oture_HI			
Reset	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Address			Ba	ank D: 0Bh;	Linear: D0E	3h		
Bit Position	Value	Description						

0hh-FFh T8_Capture_HI-Reads return captured data. Writes have no effect.

Table 27. Timer 8 Capture High Register (HI8)

Timer 8 Capture Low Register

The Timer 8 Capture Low Register holds the captured data from the output of the 8-bit Counter/Timer 0. Typically, this register contains the number of counts when the input signal is 0.

Note: This register is not reset after a Stop Mode Recovery.

Table 28. Timer 8 Capture Low Register (L08)

Bit	7	6	5	4	3	2	1	0
Field				T8_Cap	ture_LO			
Reset	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Address		Bank D: 0Ah; Linear: D0Ah						
Bit Position	Value	Description						

[7:0] 0hh–FFh T8_Capture_LO—Read returns captured data. Writes have no effect.

Timer 16 Capture High Register

The Timer 16 Capture High Register holds the captured data from the output of the 16-bit Counter/Timer 16. This register contains the most significant byte (MSB) of the data.

Note: This register is not reset after a Stop Mode Recovery.

[7:0]



Bit	7	6	5	4	3	2	1	0
Field				T16_Ca	pture_HI			
Reset	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Address		Bank D: 09h; Linear: D09h						
Bit								

Table 29. Timer 16 Capture High Register (HI16)

Bit Position	Value	Description
[7:0]	0hh–FFh	T16_Capture_HI—Read returns captured data. Writes have no effect.

Timer 16 Capture Low Register

The Timer 16 Capture Low Register holds the captured data from the output of the 16-bit Counter/Timer 16. This register contains the LSB of the data.

Note: This register is not reset after a Stop Mode Recovery.

Table 30. Timer 16 Capture Low Register (L016)

Bit	7	6	5	4	3	2	1	0
Field		T16_Capture_LO						
Reset	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Address		Bank D: 08h; Linear: D08h						

 Bit Position
 Value
 Description

 [7:0]
 0hh–FFh
 T16_Capture_LO—Read returns captured data. Writes have no effect.

Counter/Timer 16 High Hold Register

The Counter/Timer 16 High Hold Register contains the high byte of the value loaded into the T16 timer.

Note: This register is not reset after a Stop Mode Recovery.



Bit 7 6 5 4 3 2 1 0 T16 Data HI Field Reset 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W Address Bank D: 07h; Linear: D07h

Table 31. Counter/Timer 16 High Hold Register (TC16H)

Bit Position	Value	Description
[7:0]	0hh–FFh	T16_Data_HI—Read/Write Data.

Counter/Timer 16 Low Hold Register

The Counter/Timer 16 Low Hold Register contains the low byte of the value loaded into the T16 timer.

Note: This register is not reset after a Stop Mode Recovery.

Table 32. Counter/Timer 16 Low Hold Register (TC16L)

Bit	7	6	5	4	3	2	1	0
Field		T16_Data_LO						
Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		Bank D: 06h; Linear: D06h						

Bit Position	Value	Description
[7:0]	0hh–FFh	T16_Data_LO—Read/Write Data.

Counter/Timer 8 High Hold Register

The Counter/Timer 8 High Hold Register contains the value to be counted while the T8 output is 1.

Note: *This register is not reset after a Stop Mode Recovery.*



Bit 7 6 5 4 3 2 1 0 T8 Level HI Field Reset 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W Address Bank D: 05h; Linear: D05h

Table 33. Counter/Timer 8 High Hold Register (TC8H)

Bit Position	Value	Description
[7:0]	0hh–FFh	T8_Level_HI—Read/Write Data.

Counter/Timer 8 Low Hold Register

The Counter/Timer 8 Low Hold Register contains the value to be counted while the T8 output is 0.

Note: This register is not reset after a Stop Mode Recovery.

Table 34. Counter/Timer 8 Low Hold Register (TC8L)

Bit	7	6	5	4	3	2	1	0	
Field				T8_Le	vel_LO				
Reset	0	0	0	0	0	0	0	0	
R/W		Bank D: 04h; Linear: D04h							
Address	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit Position	Value	Description							

[7:0]	0hh–FFh	T8_Level_LO—Read/Write Data.

Counter/Timer 8 Control Register

The Counter/Timer 8 Control Register controls the timer function of the T8 timer. This Bank D register is described in Table 35.



Caution: Writing a 1 to CTR0[5] is the only way to reset the Terminal Count status condition. Reset this bit before using/enabling the counter/timers.

zilog ₇₅

Note: Take care when using the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (DEMODULATION mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or AND-ed with the designated value and then written back into the registers.

Example: When the status of bit 5 is 1, a timer reset condition occurs.

Table 35.	Counter/Timer 8	Control Register	(CTR0)
		•••••••••••••••••••••••••••••••••••••••	(• • • • • • • • • • • • • • • • • • •

Bit	7	,	6	5	4	3	2	1	0
Field	T8_E	nable	Single/ Modulo-N	Time_Out	T8 _	Clock	Capture_INT_M ask	Counter_INT_M ask	P34_Out
Reset	C)	0	0	0	0	0	0	0
R/W	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				Ban	ik D: 0	0h; Lir	near: D00h		
Bit Position	Value	Desc	ription						
[7]		_	nable—Disa	ble/enable t	he T8	counte	er.		
	0		ole counter.			سار ، ام ملا	ana anakiina it		
	1			-	prope	riy ber	ore enabling it.		
[6]	0	•	e Pass/Modu		aloade	the in	itial value when t	erminal count is	reached
	1						the terminal co		reacheu
[5]	Read:						ninal count is rea		
[-]	0		ounter time-o						
	1	Coun	ter time-out o	occurred.					
	Write:								
	0	No ef	fect.						
	1	Rese	t Flag to 0. S	oftware mus	st rese	t this f	lag before using	counter/timers.	
[4:3]		T8 (Clock—Selec	t the T8 inp	ut cloc	k frequ	lency.		
		Thes	e bits are not	reset upon	Stop I	Mode F	Recovery.		
	00	SCLK	κ.						
	01	SCL							
	10	SCLK							
	11	SCLK	< ÷ 8.						
[2]		or HI		itive or nega	ative e	dge de	tection in DEMC	s captured into ei DULATION mod	
	0	Disat	ole data capti	ure interrupt			-		
	1	Enab	le data captu	ire interrupt.					



Bit Position	Value	Description
[1]		Counter_INT_Mask—Disable/enable T8 time-out interrupt. This bit is not reset upon Stop Mode Recovery.
	0 1	Disable time-out interrupt. Enable time-out interrupt.
[0]	0 1	P34_Out—Select normal I/O or T8 output function for Port 3, pin 4. P34 as port output. T8 output on P34.

T8 and T16 Common Functions Register

The T8 and T16 Common Functions Register (CTR1) controls the functions in common with Timer 8 and Timer 16. Table 36 describes the bits for this register.

Note:

Be careful to differentiate TRANSMIT mode from DEMODULATION mode, as set by CTR1[7]. The functions of CTR1[6:0] and CTR2[6] are different depending on which mode is selected. Do not change from one mode to another without first disabling the counter/timers.



Table 36. Timer 8 and Timer 16 Common Functions Register (CTR1)

Bit	7	6	5	4	3	2	1	0
Field	Mode	P36 Out/ Demodulator Input		Logic/ Detect	Tran Subn Glitch		Initial Timer 8 Out/ Rising Edge	Initial Timer 16 Out/Falling Edge
Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				Bank	D: 01h; Li	inear: D01	lh	
Bit Position	Descr	iption						
[7]	Mode-	-Selects the TIM	IER mo	de for si	gnal trans	mission o	r demodulation.	
	0 1							
[6]		SMIT Mode out—Select norma	al I/O or	timer o	utput on P	ort 3, Pin	6.	
	0 1	P36 acts as nor P36 acts as com				output.		
		DULATION Mod dulator Input—Se		rt 2, Pin	0 or Port	3, Pin 1 a	s the counter/tim	er input.
	0 1	P31 acts as the an IRQ1 interrup P20 acts as the	ot. To pr	event th	nis, clear l			
[5:4]	T8/T1	SMIT Mode 6 Logic—Defines bits are not rese					are combined lo	gically.
	00 01 10 11	Output is T8 AN Output is T8 OR Output is T8 NO Output is T8 NA	T16. R T16.					
		DULATION Mod Detect—Define th	-	vior of th	ne edge d	etector.		
	00 01 10 11	Falling edge det Rising edge dete Falling and rising Reserved.	ection.	detectio	n.			

-



Bit Position	Description							
[3:2]	TRANSMIT Mode Submode Selection—Select NORMAL or PING-PONG mode operation, or force T16 output. When these bits are written to 00b (NORMAL mode) or 01b (PING-PONG mode), T16_OUT assumes the opposite 0state of bit CTR1[0] until the timer begins counting.							
	 Normal operation. Writing 00 terminates PING-PONG mode, if it is active. PING-PONG mode. Force T16_OUT = 0. Force T16_OUT = 1. 							
	DEMODULATION Mode Glitch Filter—Define the maximum glitch width to be rejected by the counter/timer.							
	 No filter. 4 SCLK cycle filter. 8 SCLK cycle filter. Reserved. 							
[1]	TRANSMIT Mode Initial Timer 8 Out—Select the initial T8_OUT state when Timer 8 is enabled. While the timer is disabled, the opposite state is asserted on the pin to ensure that a transition occurs when the timer is enabled. Changing this bit while the counter is enabled can cause unpredictable output on T8_OUT.							
	 T8_OUT transitions from High to Low when Timer 8 is enabled. T8_OUT transitions from Low to High when Timer 8 is enabled. 							
	DEMODULATION Mode Rising Edge—Indicates whether a rising edge was detected on the input signal. Write 1 to this flag to reset it.							
	Read: 0 No rising edge detection. 1 Rising edge detection. Write: 0 0 No effect. 1 Reset Flag to 0.							



Bit Position	Desci	iption					
[0]	TRANSMIT Mode Initial Timer 16 Out—In NORMAL or PING-PONG mode, this bit selects the initial T16_OUT state when Timer 16 is enabled. While the timer is disabled, the opposite state is asserted on the pin to ensure that a transition occurs when the timer is enabled. Changing this bit while the counter is enabled can cause unpredictable output on T16_OUT.						
	0 1	If CTR1[3]=0, T16_OUT transitions from High to Low when Timer 16 is enabled. If CTR1[3]=0, T16_OUT transitions from Low to High when Timer 16 is enabled.					
	Falling	DDULATION Mode g Edge—Indicates whether a falling edge was detected on the input signal. Write 1 flag to reset it.					
	Read: 0 1 Write: 0 1	No falling edge detection. Falling edge detection.					



Timer 16 Control Register

Table 37 describes the bits for the Timer 16 Control Register (CTR2).

Table 37. Counter/Timer 16 Control Register (CTR2)

Bit		7	6	5	4	3	2	1	0
Field	T16_	Enable	Single/ Modulo-N	Time_Out	T16_	_Clock	Capture_INT _Mask	Counter_INT _Mask	P35_Out
Reset		0	0	0	0	0	0	0	0
R/W	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address			1	Ва	nk D: 0	2h; Line	ar: D02h		
Bit Position	Descri	ption							
[7]	T16_E	nable—	Disable/ena	able the T16	6 count	er.			
	0 1		e T16 count e T16 count						
[6]			ode (CTR1[-N—Selects		ermina	l count a	action.		
	0 1						lue when term erminal count is	inal count is re s reached	ached
			ON Mode (edge captu			ODULA	TION Mode o	n page 67.	
	0 1		16 captures 16 captures				only.		
[5]	Time_0	Out—Th	nis bit is set	when the T	16 tern	ninal cou	int is reached.		
	Read: 0 1 Write: 0 1	No cou Counte No effe	unter time-o er time-out o ect.	ut occurs. occurred.			inal count is ro before using	eached. counter/timers	
[4:3]	T16_C	lock—S	elect T16 inp	out clock free	quency.	These b	its are not rese	t upon Stop Mo	de Recovery.
	00 01 10 11	SCLK. SCLK SCLK SCLK	÷ 2. ÷ 4.						



Bit Position	Description
[2]	Capture_INT_Mask—Disable/enable interrupt when data is captured into either LO16 or HI16 upon a positive or negative edge detection in DEMODULATION mode. This bit is not reset upon Stop Mode Recovery.
	0 Disable data capture interrupt.1 Enable data capture interrupt.
[1]	Counter_INT_Mask—Disable/enable T16 time-out interrupt.
	0 Disable T16 time-out interrupt.1 Enable T16 time-out interrupt.
[0]	P35_Out—Select normal I/O or T8 output function for Port 3, pin 5.
	0 P35 as port output.1 P35 is T16 output.

Timer 8/Timer 16 Control Register

The Timer 8/Timer 16 Counter/Timer Register allows the T8 and T16 counters to be synchronized. It also can freeze the T16 output value and change T8 DEMODULATION mode to capture one cycle of a carrier. Table 38 briefly describes the bits for this Bank D register. A description of each bit follows the table.

Table 38. Timer 8/Timer 16 Control Register (CTR3)

Bit		7	6	5	4	3	2	1	0
Field	T16_	Enable	T8_Enable	Sync_Mode	T16_Out Disable	T8 Demodulate	R	eserve	d
Reset		0	0	0	0	0	Х	Х	Х
R/W	F	R/W	R/W	R/W	R/W	R/W			—
Address				Bank D: 03h;	Linear: D03	3h			
Bit Position	Value	Descrij	otion						
[7]	0	Disable	T16 counter.						
	1	Enable	T16 counter. C	onfigure T16 pro	operly befor	e enabling it.			
[6]	0	Disable	T8 counter.						
	1	Enable	T8 counter.						



Bit Position	Value	Description
[5]	with Tin	Mode—When enabled, the first pulse of Timer 8 (the carrier) is always synchronized ner 16 (the demodulated signal). It can always provide a full carrier pulse. This bit is not pon Stop Mode Recovery.
	0 1	Disable SYNC mode. Enable SYNC mode.
[4]	_	It Disable—Set this bit to disable toggling of the Timer 16 output. Time-out interrupts generated. This bit is not reset upon Stop Mode Recovery.
	0 1	T16 toggles normally. T16 toggle is disabled.
[3]	T8 Dem	nodulate—(Capture one cycle.) This bit is not reset upon Stop Mode Recovery.
	0 1	T8 captures events normally. T8 becomes active on the third edge, captures events on the fourth and fifth edges, and generates an interrupt on the fifth edge. After a T8 time-out the event count resets to 0 and the fourth and fifth edges are captured again.
[2:0]	Reserve	ed—Always reads 111b. Writes have no effect.

zilog

Interrupts

The Crimzon ZLR64400 MCU features six different interrupts (see Table 40 on page 85). The interrupts are maskable and prioritized (see Figure 31 on page 84). The six sources are divided as follows: three sources are claimed by Port 3 lines P33:P31, two by the counter/timers and one for low voltage detection. P32 and the UART receiver share the same interrupt. Only one interrupt can be selected as a source. When the UART receiver is enabled P32 is no longer used as an interrupt source. The UART transmit interrupt and UART baud rate interrupt use the same interrupt as the P33 interrupt. You can select which source triggers the interrupt. When bit 7 of UTCL is 1, the UART transmit interrupt is the source. When bit 7 of UCTL is 0 and bit 5 of UCTL is 1, the BRG interrupt is selected. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.

The source for IRQ1 is determined by bit 1 of the Port 3 Mode Register (P3M) and bit 4 of the SMR4 register. If P3M[1]=0 (DIGITAL mode) and SMR4[4]=0, pin P33 is the IRQ1 source. If P3M[1]=1 (ANALOG mode) or SMR4[4]=1 (SMR interrupt enabled), the output of the Stop Mode Recovery source logic is used as the source for the interrupt. See Stop Mode Recovery Interrupt on page 97.

Ado	dress (Hex)				
12-Bit	Bank	8-Bit	Register Description	Mnemonic	Reset	Page No
0F9	All	F9	Interrupt Priority Register	IPR	XXh	87
0FA	All	FA	Interrupt Request Register	IRQ	00h	89
0FB	All	FB	Interrupt Mask Register	IMR	0XXX_XXXb	86

Table 39. Interrupt Control Registers






Figure 31. Interrupt Block Diagram



Name	Source	Vector Location (Program Memory)	Comments
IRQ0	P32, UART Rx	0,1	External (P32), Rising, Falling Edge Triggered
IRQ1	P33, UART Tx, BRG, SMR Event	2,3	External (P33), Falling Edge Triggered
IRQ2	P31	4,5	External (P31), Rising, Falling Edge Triggered
IRQ3	Timer 16	6,7	Internal
IRQ4	Timer 8	8,9	Internal
IRQ5	Low Voltage Detection	10,11	Internal

Table 40. Interrupt Types, Sources, and Vectors

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All Crimzon ZLR64400 MCU interrupts are vectored through locations in the Program Memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request Register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and bit 6. The configuration is indicated in Table 41.



Table 41. Interrupt Request Register

IRQ	Bit	Interrupt Edge			
7	6	IRQ2 (P31)	IRQ0 (P32)		
0	0	F	F		
0	1	F	R		
1	0	R	F		
1	1	R/F	R/F		
Note: F = Falling Edge; R = Rising Edge					

Interrupt Priority Register

The Interrupt Priority Register (Table 42) defines which interrupts hold the highest priority. Interrupts are divided into three groups of two-Group A, Group B, and Group C.

IPR bits 4, 3, and 0 determine which interrupt group has priority. For example, if interrupts IRQ5, IRQ1, and IRQ0 occur simultaneously when IPR[4:3, 0]=001b, the interrupts are serviced in the following order: IRQ1, IRQ0, IRQ5.

IPR bits 5, 2, and 1 determine which interrupt within each group has higher priority.

Table 42. Interrupt Priority Register (IPR)

Bit	7	6	5	4	3	2	1	0	
Field	Reserved		Group A Priority	Group Priority [2:1]		Group B Priority	Group C Priority	Group Priority [0]	
Reset	Х	Х	Х	Х	Х	Х	Х	Х	
R/W			W	W		W	W	W	
Address	Bank Independent: F9h; Linear: 0F9h								

Position	Value	Description
[7:6]		Reserved Reads are undefined; writes must be 00b.
[5]	0 1	Group A Priority (IRQ3, IRQ5) IRQ5 > IRQ3 IRQ3 > IRQ5



Bit		
Position	Value	Description
{[4:3], [0]}		Group Priority
	000	Reserved
	001	C > A > B
	010	A > B > C
	011	A > C > B
	100	B > C > A
	101	C > B > A
	110	B > A > C
	111	Reserved
[2]		Group B Priority (IRQ0, IRQ2)
	0	IRQ2 > IRQ0
	1	IRQ0 > IRQ2
[1]		Group C Priority (IRQ1, IRQ4)
	0	IRQ1 > IRQ4
	1	IRQ4 > IRQ1

Interrupt Request Register

Bits 7 and 6 of the Interrupt Request Register are used to configure the edge detection of the interrupts for Port 3, bit 1 and Port 3, bit 2. The remaining bits, 5 through 0, indicate the status of the interrupt. When an interrupt is serviced, the hardware automatically clears the bit to 0. Writing a 1 to any of these bits generates an interrupt if the appropriate bits in the Interrupt Mask Register are enabled. Writing a 0 to these bits clears the interrupts. See Table 43.

Table 43. Interrupt Request Register (IRQ)

Bit	7	6	5	4	3	2	1	0		
Field	Interrup	ot Edge	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0		
Reset	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		Bank Independent: FAh; Linear: 0FAh								



88

Bit Position	Value	Description
[7:6]	00 01 10 11	Interrupt Edge $P31\downarrow P32\downarrow$ $P31\downarrow P32\uparrow$ $P31\uparrow P32\downarrow$ $P31\uparrow P32\downarrow$ $P31\uparrow\downarrow P32\uparrow\downarrow$
[5]	Read: 0 1 Write: 0 1	IRQ5 (Low Voltage Detection) Interrupt did not occur. Interrupt occurred. Clear interrupt. Set interrupt.
[4]	Read: 0 1 Write: 0 1	IRQ4 (T8 Counter) Interrupt did not occur. Interrupt occurred. Clear interrupt. Set interrupt.
[3]	Read: 0 1 Write: 0 1	IRQ3 (T16 Counter) Interrupt did not occur. Interrupt occurred. Clear interrupt. Set interrupt.
[2]	Read: 0 1 Write: 0 1	IRQ2 (Port 3 Bit 1 Input) Interrupt did not occur. Interrupt occurred. Clear interrupt. Set interrupt.
[1]	Read: 0 1 Write: 0 1	IRQ1 (Port 3 Bit 3 Input/SMR Event/UART T _X /UART BRG) Interrupt did not occur. Interrupt occurred. Clear interrupt. Set interrupt.
[0]	Read: 0 1 Write: 0 1	IRQ0 (Port 3 Bit 2 Input/UART R _X) Interrupt did not occur. Interrupt occurred. Clear interrupt. Set interrupt.

The IRQ register is protected from change until an EI *instruction is executed once.*

Interrupt Mask Register

Bits [5:0] are used to enable the interrupt. Bit 7 is the status of the master interrupt. When reset, all interrupts are disabled. When writing a 1 to bit 7, you must also execute the EI instruction to enable interrupts. See Table 44.

Table 44. Interrupt Mask Register (IMR)

Bit	7	6	5	4	3	2	1	0	
Field	Master Interrupt Enable	Reserved	IRQ5 Enable	IRQ4 Enable	IRQ3 Enable	IRQ2 Enable	IRQ1 Enable	IRQ0 Enable	
Reset	0	Х	Х	Х	Х	Х	Х	Х	
R/W	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	
Address	Bank Independent: FBh; Linear: 0FBh								

Bit Position	Value	Description
[7]	0	Master Interrupt Enable Use only the DI and EI instructions to alter this bit. Always disable interrupts (DI instruction) before writing this register.
	0 1	All interrupts are disabled. Interrupts are enabled/disabled individually in bits [5:0].
[6]	0	Reserved Reads are undefined; writes must be 0.
[5]	0 1	Disables IRQ5. Enables IRQ5.
[4]	0 1	Disables IRQ4. Enables IRQ4.
[3]	0 1	Disables IRQ3. Enables IRQ3.
[2]	0 1	Disables IRQ2. Enables IRQ2.
[1]	0 1	Disables IRQ1. Enables IRQ1.
[0]	0 1	Disables IRQ0. Enables IRQ0.

Note:






Clock

The device's on-chip oscillator has a high-gain, parallel-resonant amplifier, for connection to a crystal, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal must be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to 100 Ω . The on-chip oscillator can be driven with a suitable external clock source.

The crystal must be connected across XTAL1 and XTAL2 using the recommended capacitors from each pin to ground. The typical capacitor value is 10 pF for 8 MHz. Also check with the crystal supplier for the optimum capacitance.



*Note: preliminary value, including pin parasitics.

Figure 32. Oscillator Configuration

Zilog[®] IR MCU supports crystal, resonator, and oscillator. Most resonators have a frequency tolerance of less than $\pm 0.5\%$, which is enough for remote control application. Resonator has a very fast startup time, which is around few hundred microseconds. Most crystals have a frequency tolerance of less than 50 ppm ($\pm 0.005\%$). However, crystal needs longer startup time than the resonator. The large loading capacitance slows down the oscillation startup time. Zilog suggests not to use more than 10 pF loading capacitor for the crystal. If the stray capacitance of the PCB or the crystal is high, the loading capacitance C1 and C2 must be reduced further to ensure stable oscillation before the T_{POR} (Power-on reset time is typically 5-6 ms. See Table 61 on page 128.

For Stop Mode Recovery operation, bit 5 of SMR register allows you to select the Stop Mode Recovery delay, which is the T_{POR} . If Stop Mode Recovery delay is not selected, the MCU executes instruction immediately after it wakes up from the STOP mode. If resona-

tor or crystal is used as a clock source then Stop Mode Recovery delay needs to be selected (bit 5 of SMR = 1).

For both resonator and crystal oscillator, the oscillation ground must go directly to the ground pin of the microcontroller. The oscillation ground must use the shortest distance from the microcontroller ground pin and it must be isolated from other connections.

Crystal 1 Oscillator Pin (XTAL1)

The Crystal 1 Oscillator time-based input pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be connected to the on-chip oscillator input.

Crystal 2 Oscillator Pin (XTAL2)

The Crystal 2 Oscillator time-based output pin connects a parallel-resonant, crystal, or ceramic resonant to the on-chip oscillator output.

Internal Clock Signals (SCLK and TCLK)

The CPU and internal peripherals are driven by the internal SCLK signal during normal execution. During HALT mode, the interrupt logic is driven by the internal TCLK signal. These signals are produced by dividing the on-chip oscillator signal by a factor of two, and optionally by applying an additional divide-by-16 prescaler enabled in register bit SMR[0] (see Table 47 on page 100). This is displayed in Figure 33.

Selecting the divide-by-16 prescaler reduces device power draw during normal operation and HALT mode. The prescaler is disabled by a Power-on reset or Stop Mode Recovery.




Figure 33. SCLK/TCLK Circuit



Resets and Power Management

The ZLR64400 provides the following reduced-power modes, power monitoring, and reset features:

- Power-On Reset—Starts the oscillator and internal clock and initializes the system to its Power-On Reset defaults.
- Voltage Brownout Standby—Stops the oscillator and internal clock if a low-voltage condition occurs. Initiates a Power-On Reset when power is restored.
- Voltage Detection—Optionally sets a Flag if a Low- or high-voltage condition occurs. The low-voltage detection Flag can generate an interrupt request, if enabled.
- HALT Mode—Stops the internal clock to the CPU until an enabled interrupt request is received.
- STOP Mode—Stops the clock and oscillator, reducing the MCU supply current to a very low level until a Power-On Reset or Stop Mode Recovery occurs.
- Stop Mode Recovery—Restarts the oscillator and internal clock and initializes most of the system to its Power-on reset defaults. Some register values are not reset by a Stop Mode Recovery.
- Watchdog Timer—Optionally generates a Power-On Reset if the program fails to execute the WDT instruction within a specified time interval.
- **Note:** For supply current values under various conditions, see DC Characteristics on page 125.

Figure 34 on page 94 displays the Power-On Reset sources. Table 45 lists control registers for reset and power management features. Some features are affected by registers described in other chapters.

Table 45. Reset and Power Management Registers

Address	(Hex)
---------	-------


12-Bit	Ban	k 8-Bit	Register Description	Mnemonic	Reset	Page No
D0C	D	0C	Low-Voltage Detection Register	LVD	1111_1000b	96
F0A	F	0A	Stop Mode Recovery Register 4	SMR4	XXX0_0000b	109
F0B	F	0B	Stop Mode Recovery Register	SMR	0 010_0000b	100
F0C	F	0C	Stop Mode Recovery Register 1	SMR1	00h	103
F0D	F	0D	Stop Mode Recovery Register 2	SMR2	X0X0_00XXb	105

-



Table 45. Reset and Power Management Registers (Continued)

Add	lress (Hex)				
12-Bit	Bank	k 8-Bit	Register Description	Mnemonic	Reset	Page No
F0E	F	0E	Stop Mode Recovery Register 3	SMR3	X0h	108
F0F	F	0F	Watchdog Timer Mode Register	WDTMR	XXXX_1101b	110



*CLR1 and CLR2 enable the WDT/POR and 18 Clock Reset timers, respectively, upon a Low-to-High input translation.

Figure 34. Resets and Watchdog Timer



Power-On Reset Timer

When power is initially applied to the device, a timer circuit clocked by a dedicated on-board RC-oscillator provides the Power-On Reset (POR) timer function. The POR timer circuit is a one-shot timer that keeps the internal reset signal asserted long enough for V_{DD} and the oscillator circuit to stabilize before instruction execution begins.

The reset timer is triggered by one of the following three conditions:

- 1. Initial power-on or recovery from a Voltage Brownout/standby condition
- 2. Stop Mode Recovery (if register bit SMR[5] = 1)
- 3. Watchdog Timer time-out

SMR[5] can be cleared to 0 to bypass the POR timer upon a Stop Mode Recovery. This should only be done when using an external clock that does not require a start-up delay.

Reset/Stop Mode Recovery Status

Read-only bit SMR[7]=0 if the previous reset was initiated by a Power-on reset (including brown-out or WDT resets). SMR[7]=1 if the previous reset was initiated by a Stop Mode Recovery.

A power-on, brown-out, or WDT reset restores all registers to their Power-on reset defaults. A Stop Mode Recovery restores most registers to their Power-on reset defaults. Register bits not reset by a Stop Mode Recovery are highlighted in grey in the register tables. Register bit SMR[7] is set to 1 instead of reset by a Stop Mode Recovery.

Voltage Brownout/Standby

An on-chip Voltage Comparator checks that the V_{DD} is at the required level for correct operation of the device. Reset is globally driven when V_{DD} falls below V_{BO} . A small drop in V_{DD} causes the XTAL1 and XTAL2 circuitry to stop the crystal or resonator clock. If the V_{DD} is allowed to stay above V_{RAM} , the RAM content is preserved. When the power level is returned to above V_{BO} , the device performs a Power-on reset and functions normally.

Voltage Detection

The Voltage Detection register (LVD, register *OCh* at the expanded register bank *ODh*) offers an option of monitoring the V_{CC} voltage. The Voltage Detection is enabled when bit 0 of LVD register is set. After Voltage Detection is enabled, the V_{CC} level is monitored in real time. The HVD Flag (bit 2 of the LVD register) is set only if V_{CC} is higher than V_{HVD} . The LVD Flag (bit 1 of the LVD register) is set only if V_{CC} is lower than the V_{LVD} .

zilog ,

When Voltage Detection is enabled, the LVD flag also triggers IRQ5. The IRQ bit 5 latches the low voltage condition until it is cleared by instructions or reset. The IRQ5 interrupt is served if it is enabled in the IMR register. Otherwise, bit 5 of IRQ register is latched as a Flag only.

Note:

Do not modify register P01M while checking a low-voltage condition. Switching noise coming from Port 0 can trigger the LVD Flag.

Voltage detection does not work in STOP mode. This register is described in Table 46 on page 96.

Bit	7	6	5	4	3	2	1	0	
Field			Reserved			High Battery Detect	Low Battery Detect	Voltage Detect Enable	
Reset	1	1	1	1	1	0	0	0	
R/W	R	R	R	R	R	R	R	R/W	
Address	Bank D: 0Ch; Linear: D0Ch								
Bit Position R/W Value Des				Description					
[7:3]	_		Reserved	I—Reads	11111b. W	rites have no	effect.		
[2]	R	0 1	HVD clea High volta		ed. V _{CC} >V _I	HVD			
[1]	R	0 1	LVD clear. Low voltage detected. V _{CC} <v<sub>LVD</v<sub>						
[0]	R/W	0 1	Voltage detection disabled. Voltage detection enabled.						

Table 46. Low-Voltage Detection Register (LVD)

HALT Mode

This instruction turns OFF the internal CPU clock, but not the XTAL oscillation. The counter/timers, UART, and interrupts IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, and IRQ5 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT mode. After the interrupt service routine, the program continues from the instruction after HALT mode.

To enter HALT mode, first flush the instruction pipeline to avoid suspending execution in mid-instruction. Execute a NOP (Opcode = FFh) immediately before the appropriate sleep instruction, as follows:

FF	NOP	;	clear the pipeline
7F	HALT	;	enter HALT mode



Power consumption during HALT mode can be reduced by first setting SMR[0]=1 to enable the divide-by-16 clock prescaler.

STOP Mode

This instruction turns off the internal clock and external crystal oscillation, reducing the MCU supply current to a very low level. For STOP mode current specifications, see DC Characteristics on page 125.

To enter STOP mode, first flush the instruction pipeline to avoid suspending execution in mid-instruction. Execute a NOP (Opcode = FFh) immediately before the appropriate sleep instruction, as follows:

FF	NOP	;	clear	the pipeline
6F	STOP	;	enter	STOP mode

STOP mode is terminated only by a reset, such as WDT time-out, POR, or one of the Stop Mode Recovery events described in the following sections. This condition causes the processor to restart the application program at address 000Ch.

Unlike a normal POR or WDT reset, a Stop Mode Recovery reset does not reset the contents of some registers and bits. Register bits not reset by a Stop Mode Recovery are highlighted in grey in the register tables. Register bit SMR[7] is set to 1 by a Stop Mode Recovery.

Fast Stop Mode Recovery

SMR[5] can be cleared to 0 before entering STOP mode to bypass the default T_{POR} reset timer upon Stop Mode Recovery. See Power-On Reset Timer on page 95. If SMR[5]=0, the Stop Mode Recovery source must be kept active for at least 10 input clock periods (TpC).

Note:

SMR[5] must be set to 1 if using a crystal or resonator clock source. The T_{POR} delay allows the clock source to stabilize before executing instructions.

Stop Mode Recovery Interrupt

Software can set register bit SMR4[4] = 1 to enable routing of Stop Mode Recovery events to IRQ1 and to Port 3, pin 3. In this configuration, if an IRQ1 interrupt occurs, register bit P3[3] = 0 indicates that a Stop Mode Recovery event is occurring.



Stop Mode Recovery Event Sources

Any Port 2 or 3 input pin can be configured to generate a Stop Mode Recovery event, either individually or in a variety of logical combinations. The PartName provides the following registers for Stop Mode Recovery source configuration and status:

- SMR Register—Selects one Port 3, pin 1–3 pin state or one of three Port 2 pin logical combinations to generate an event when a defined 0 or 1 level occurs.
- **SMR1 Register**—Configure one or more Port 2 input pins (0–7)to latch the latest read or write value and generate an event when the pin state changes.
- **SMR2 Register**—Selects one of seven Port 2 and 3 pin logical combinations to generate an event when a defined 0 or 1 level occurs.
- **SMR3 Register**—Configure one or more Port 3 input pins (0–3) to latch the latest read or write value and generate an event when the pin state changes.
- SMR4 Register—Enables routing of SMR events to IRQ1. Indicates whether port data has been latched for SMR1 or SMR3 event monitoring, and whether the latch was on a port read or write.

A Stop Mode Recovery event occurs if any of the sources defined in the SMR, SMR1, SMR2, and SMR3 registers is active.

SMR Register Events

The SMR register function is similar to the standard Stop Mode Recovery feature used in previous Z8[®] CPU-compatible parts. Register bits SMR[4:2] are set to select one of six event modes, as displayed in Figure 35 on page 99. The output of the corresponding logic is compared to the state of SMR[6]; when they are the same, a Stop Mode Recovery event is generated.

If SMR[4:2]=000, no event source is selected by SMR. The state SMR[4:2]=001 is reserved and selects no event in this device.

The logic configured by the SMR register ignores any port pins that are configured as an output, or that are selected as source pins in registers SMR1 or SMR3. The SMR register is summarized in Table 47 on page 100.






Figure 35. SMR Register-Controlled Event Sources



Table 47. Stop Mode Recovery Register (SMR)

Bit	7	6	5	4	3	2	1	0			
Field	Stop Flag	Stop Mode Recovery Level	Stop Delay	Stop	Mode Re Source	•	Reserved	SCLK/TCLK Divide-by-16			
Reset	Ο	0	1	0	0	0	0	0			
R/W	R	W	W	W	W	W	W	W			
Address			Bank F: 0Bh; Linear: F0Bh								
Bit Positio	n Valu	e Description									
[7]	0 1	Stop Flag —Indicates whether last startup was Power-On Reset or Stop Mode Recovery. A write to this bit has no effect. Power-On Reset. Stop Mode Recovery.									
[6]	0 1	Stop Mode Recovery Level —Selects whether an SMR[4:2]-selected SMR is initiated by a Low or High level at the XOR-gate input (see Figure 35 on page 99). Low. High.									
[5]	0 1	Stop Delay —Controls the reset delay after recovery. Must be 1 if using a crystal or resonator clock source. OFF. ON.									
[4:2]	000 001 010 011 100 101 110 111	Stop Mode Recovery Source—Specifies a Stop Mode Recovery wake-up source at the XOR gate input (see Figure 35 on page 99). This value is not changed by a Stop Mode Recovery. The following equations ignore any Port pin configured as output or selected in SMR1 or SMR3. No SMR register source selected. Reserved. P31. P32. P33. P27. Port 2 NOR 0–3. Port 2 NOR 0–7.									
[1]	_	Reserved—Reads are undefined; must write 0.									
[0]	0 1	SCLK/TCLK Divid internal SCLK/TCI page 92). A Powe OFF. ON.	_K signal	(see In	ternal Cl	ock Signa	als (SCLK and	TCLK) on			



SMR1 Register Events

The SMR1 register can be used to configure one or more Port 2 pins to be to be compared to a written or sampled reference value and generate a Stop Mode Recovery event when the pin state differs from the reference value.

To configure a Port 2 pin as an SMR1 event source, make sure it is configured as an input in the P2M register, then set the corresponding SMR1 register bit. By default, a Stop Mode Recovery event occurs when the pin's state is zero.

After a Port 2 pin is configured as an SMR1 source, any subsequent read from or write to the P2 register latches the read or written value for reference. A Stop Mode Recovery event occurs when the pin's state differs from the last reference value latched. The SMR1 source logic is displayed in Figure 36 on page 102.

The program can read register bits SMR4[1:0] to determine whether the Port 2 pins trigger a Stop Mode Recovery on a change from the last read value (SMR4[1:0]=01), or on a change from the last written value (SMR4[1:0]=10). Software can clear SMR4[1:0] to 00 to restore the default behavior (configured pins trigger when their state is 0).

The SMR1 register is summarized in Table 48 on page 103.

After the following example code is executed, a 1 on P2 0 will wake the part from STOP mode.

```
LD P2M, #%FF ;Set Port 2 to inputs.

LD SMR1, #%01 ;Select P20 for SMR1.

LD P2, #%00 ;Write 00h to Port 2, so the P20 reference

;value is 0, and a 1 on P20 wakes the part.

NOP

STOP
```

After the following example code is executed when the value of P2 is 00h, a 1 on P20 will wake the part from STOP mode:

```
LD P2M, #%FF ;Set ports to inputs.

LD SMR1, #%01 ;Select P20 for SMR1.


LD R6, P2 ;If a 0 is read from Port 2, the P20 reference

;value is 0, so a 1 on P20 wakes the part.

NOP

STOP
```





Individual Port 2 Pin SMR Logic, *n* = 0-7

Figure 36. SMR1 Register-Controlled Event Sources

zilog

103

Table 48. Stop Mode Recovery Register 1 (SMR1)

Bit	7	6	5	4	3	2	1	0
Field	P27 Stop Select	P26 Stop Select	P25 Stop Select	P24 Stop Select	P23 Stop Select	P22 Stop Select	P21 Stop Select	P20 Stop Select
Reset	0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W
Address		•	B	ank F: 0Ch;	Linear: F0C	Ch		
Bit Position	Value D	escription						
[7]	-	27 not selec 27 selected		source.				
[6]		26 not selec 26 selected		source.				
[5]		25 not selected		source.				
[4]		24 not selec 24 selected		source.				
[3]	-	23 not seled 23 selected		source.				
[2]		22 not selected		source.				
[1]		21 not selected		source.				
[0]		20 not selected		source.				




Note: *This register is not reset after a Stop Mode Recovery.*

SMR2 Register Events

The SMR2 register function is similar to the standard Stop Mode Recovery feature used in previous Z8 CPU-compatible parts. Register bits SMR2[4:2] are set to select one of seven event modes, as displayed in Figure 37. The output of the corresponding logic is compared to the state of SMR2[6]; when they are the same, a Stop Mode Recovery event is generated. If SMR2[4:2]=000, no event source is selected by SMR2.

The logic configured by the SMR2 register ignores any port pins that are configured as an output, or that are selected as source pins in registers SMR1 or SMR3.



The SMR2 register is summarized in Table 49 on page 105.





Table 49. Stop Mode Recovery Register 2 (SMR2)

Bit	7	6	5	4	3	2	1	0		
Field	Reserved	Stop Mode Recovery Level 2	Reserved	Stop	Mode Rec Source	covery	Rese	erved		
Reset	Х	0	Х	0	0	0	Х	Х		
R/W		W		W	W	W	-	<u> </u>		
Address		Bar	nk F: 0Dh; Lin	ear: F0Dh)	1	1			
Bit Position Value Description										
[7]	_	Reserved—Read is und	defined; write	must be 0						
[6]		Stop Mode Recovery L Selects whether an SMF at the XOR-gate input (s Low. High.	R2[4:2]-select			by a Low	or High	level		
[5]	—	Reserved—Read is und	defined; write	must be 0						
[4:2]	000 001 010	Stop Mode Recovery S Specifies a Stop Mode F Figure 37 on page 104). SMR3 registers. If more causes a Stop Mode Re is selected in register SM No SMR2 register sourc NAND of P23:P20. NAND of P27:P20	Recovery wak Additional so than one sou covery. The f MR1 or config	urces can irce is sele ollowing e	be selecte ected, any quations i	ed by SMI selected	R, SMR source	1, and event		

- 010 NAND of P27:P20.
- 011 NOR of P33:P31.
- 100 NAND of P33:P31.
- 101 NOR of P33:P31, P00, P07.
- 110 NAND of P33:P31, P00, P07.
- 111 NAND of P33:P31, P22:P20.

[1:0]

>

Note: *This register is not reset after a Stop Mode Recovery.*

Reserved—Read is undefined; write must be 00b.

SMR3 Register Events

_

The SMR3 register can be used to configure one or more of Port 3, pins 0–3 to be compared to a written or sampled reference value and generate a Stop Mode Recovery event when the pin state differs from the reference value.

zilog 1

To configure a Port 3 input pin as an SMR3 event source set the corresponding SMR3 register bit. By default, a Stop Mode Recovery event occurs when the pin's state is zero.

After a Port 3 pin is configured as an SMR3 source, any subsequent read from or write to the P2 register latches the read or written value for reference. A Stop Mode Recovery event occurs when the pin's state differs from the last reference value latched. The SMR3 source logic is displayed in Figure 38 on page 107.

The program can read register bits SMR4[3:2] to determine whether the Port 3 pins trigger a Stop Mode Recovery on a change from the last read value (SMR4[3:2]=01), or on a change from the last written value (SMR4[3:2]=10). Software can clear SMR4[3:2] to 00 to restore the default behavior (configured pins trigger when their state is 0).

The SMR3 register is summarized in Table 47 on page 100.

After the following example code is executed, a 1 on P30 will wake the part from STOP mode.

```
LD SMR3, #%01 ;Select P30 from SMR3.

LD P3, #%00 ;Write 00h to Port 3, so the P30 reference

;value is 0, and a 1 on P30 wakes the part.

NOP

STOP
```

After the following example code is executed when the value of P3 is 00h, a 1 on P30 will wake the part from STOP mode.

```
LD SMR3, #%01 ;Select P30 for SMR3.


LD R6, P3 ;If a 0 is read from Port 3, the P30 reference

;value is 0, so a 1 on P30 wakes the part.

NOP

STOP
```





Individual Port 3 Pin SMR Logic, n = 0-3

Figure 38. SMR3 Register-Controlled Event Sources



Table 50. Stop Mode Recovery Register 3 (SMR3)

Bit	7 6 5 4		3	2	1	0			
Field		_	_		P33 SMR Select	P32 SMR Select	P31 SMR Select	P30 SMR Select	
Reset	Х	Х	Х	Х	0	0	0	0	
R/W			W	W	W	W			
Address	Bank F: 0Eh; Linear: F0Eh								

	Reserved—Reads undefined; writes have no effect.
0	P33 not selected.
1	P33 SMR source selected.
0	P32 not selected.
1	P32 SMR source selected.
0	P31 not selected.
1	P31 SMR source selected.
0	P30 not selected.
1	P30 SMR source selected.
	1 0 1 0 1

Note: *This register is not reset after a Stop Mode Recovery.*

•

108



109

Stop Mode Recovery Register 4

The Stop Mode Recovery Register 4 (SMR4) Register enables the SMR interrupt source and indicates the reference value status for registers SMR1 and SMR3.

Table 51. Stop Mode Recovery Register 4 (SMR4)

Bit	7	6	5	4	3	2	1	0	
Field	Reserved			SMR IRQ Enable	Port 3 SM	IR Status	Port 2 SMR Status		
Reset	Х	Х	Х	0	0	0	0	0	
R/W		—	—	R/W	R/W	R/W	R/W	R/W	
Address				Bank F: 0Ah; L	inear: F0Ah	า			

Bit Position Value Description

		•
[7:5]	_	Reserved—Reads are undefined; must write 000b.
[4]		SMR IRQ Enable
	0	If P3M[1]=0, SMR events do not generate an interrupt.
	1	SMR events generate an interrupt on IRQ1.
[3:2]		Port 3 SMR Status
	00	No Read or Write of the P3 register occurs.
	01	P3 Read occurs; used as SMR3 reference.
	10	P3 Write occurs; used as SMR3 reference.
	11	Reserved.
[1:0]		Port 2 SMR Status
	00	No Read or Write of the P2 register occurs.
	01	P2 Read occurs; use P2 Read as SMR1 reference.
	10	P2 Write occurs; use P2 Write as SMR1 reference.
	11	Reserved.



Note: This register is not reset after a Stop Mode Recovery.

Watchdog Timer

The Watchdog Timer (WDT) is a retriggerable one-shot timer that resets the Z8 LXM CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source is the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum time-out period. Bit 2 determines whether

zilog ₁₁

the WDT is active during HALT, and bit 3 determines WDT activity during STOP mode. Bits 4 through 7 are reserved (see Table 52). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-on reset, Watchdog Timer Reset, or a Stop Mode Recovery (see STOP Mode on page 97). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR register cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0Fh. It is organized as shown in Table 52.

Note: *This register is not reset after a Stop Mode Recovery.*

Bit	7 6 5 4				3	2	1	0	
Field		_	_		WDT During STOP Mode	WDT During HALT Time-Out Se Mode			
Reset	Х	Х	Х	Х	1	1	0	1	
R/W	X X X X		W	W W		W			
Address	Bank F: 0Fh; Linear: F0Fh								

Table 52. Watchdog Timer Mode Register (WDTMR)

Bit Position Value Description

[7:4]		Reserved —Reads are undefined; must write 0000.
[3]		WDT During STOP Mode—Determines whether or not the WDT is active during
	0	STOP mode.
	1	OFF.
		WDT active during STOP mode.
[2]		WDT During HALT Mode—Determines whether or not the WDT is active during
		HALT mode. See Figure 34.
	0	OFF.
	1	WDT active during HALT mode.
[1:0]		Time-Out Select—Selects the WDT time period.
	00	5 ms minimum.
	01	10 ms minimum.
	10	20 ms minimum.
	11	80 ms minimum.

zilog 111

Z8 LXM CPU Programming Summary

The following pages provide a summary of information useful for programming the Z8 LXM CPU included in this device. For details about the CPU and its instruction set, refer to *Z8 LXM CPU Core User Manual (UM0183)*.

Addressing Notation

Table 53 summarizes Z8 LXM CPU addressing modes and symbolic notation. The text variable *n* represents a decimal number; *aa* represents a hexadecimal address; and *LABEL* represents a label defined elsewhere in the assembly source.

In reference notation *only*, lowercase is used to distinguish 4-bit addressed working registers (r1, r2) from 8-bit addressed registers (R1, R2). The numerals 1 and 2, respectively, indicate whether the register is used for destination or source addressing.

Symbol	Assembly Operand	Description
СС	-	Condition Code cc represents a condition code mnemonic. See Condition Codes on page 115.
IM	# <i>n</i>	Immediate Data IM represents an Immediate Data value, prefixed by # in assembly language. The immediate value follows the instruction opcode in program memory. $n = 0$ to 255.
r1 r2	Rn	Working Register r1 or r2 represents the name, Rn , of a working register, where $n = 0, 1, 2,, 15$. The equivalent 12-bit address is {RP[3:0], RP[7:4], n }.
rr1 rr2	RRn	Working Register Pair rr1 or rr2 represents the name, Rn , of a working register pair, where $n = 0, 2, 4,, 14$. The equivalent 12-bit address is {RP[3:0], RP[7:4], n }.
R1 R2	%aa	Register R1 or R2 represents an 8-bit register address. For addresses 00h–DFh or F0h–FFh, the equivalent 12-bit address is {RP[3:0], % <i>aa</i> }. For addresses E0h–EFh (ESCAPED mode), the equivalent 12-bit address is {RP[3:0], RP[7:4], % <i>aa</i> [3:0]}.
RR1 RR2	%aa	Register Pair (8-bit Address) RR1 or RR2 represents the 8-bit address of a register pair. For addresses 00h–DFh or F0h–FFh, the equivalent 12-bit address is {RP[3:0], % <i>aa</i> }. For addresses E0h–EFh (ESCAPED mode), the equivalent 12-bit address is {RP[3:0], RP[7:4], % <i>aa</i> [3:0]}.

Table 53. Symbolic Notation for Operands



Table 53. Symbolic Notation for Operands (Continued)

Symbol	Assembly Operand	Description
lrr1 lrr2	@Rn	Indirect Working Register Ir1 or Ir2 represents the name a working register, R <i>n</i> , where $n = 0, 1, 2,, 15$. @ indicates Indirect Working Register addressing using an 8-bit effective address contained in the specified working register. The accessed register's equivalent 12-bit address is {RP[3:0], 8-bit effective address}.
lrr1 lrr2	@RRn	Indirect Working Register Pair Irr1 or Irr2 represents the name a working register pair, RR <i>n</i> , where $n = 0, 2, 4,, 14$. @ indicates Indirect Working Register addressing using an effective address in the specified working register pair. Depending on the instruction, the effective address is in the register file (12-bit address) or program/constant memory (16-bit address).
IR1 IR2	@ %aa	 Indirect Register IR1 or IR2 represents the 8-bit address of a register. @ indicates Indirect Register addressing using an 8-bit effective address contained in the specified register. The accessed register's equivalent 12-bit address is {RP[3:0], 8-bit effective address}.
IRR1	@ %aa	 Indirect Register Pair IRR1 represents the 8-bit address of a register. (a) indicates Indirect Register addressing with a 16-bit effective address (in program memory) contained in the specified register pair.
X(r1) X(r2)	%aa(Rn)	Indexed (X) Addressing X represents the 8-bit base address to which the offset is added. r1 or r2 represents the name, R <i>n</i> , of a working register containing the 8-bit signed offset. The 8-bit effective address is the sum of X and the contents of working register R <i>n</i> . The accessed register's equivalent 12-bit address is {RP[3:0], 8-bit effective address}.
DA	LABEL	Direct Address (JP, CALL) In a JP or CALL operand, DA is a 16-bit program memory address in the range of 0000H to FFFFH. DA replaces the contents of the Program Counter to cause execution to continue at a new location in program memory. In assembly source, the address is typically represented as a label.
RA	LABEL	Relative Address (JR, DJNZ) RA is a signed 8-bit program memory offset in the range +127 to –128, relative to the address of the next instruction in program memory. In a JR or DJNZ operation, RA is added to the program counter to cause execution to continue at a new location in program memory. In assembly source, the jump address is typically represented as an absolute label, and the assembler calculates RA.

zilog ₁₁₃

Table 54 contains additional symbols that are used throughout the instruction set summary.

Table 54. Additional Symbols

Symbol	Definition
dst	Destination Operand
src	Source Operand
@	Indirect Address Prefix
С	Carry Flag
SP	Stack Pointer Value
PC	Program Counter
FLAGS	Flags Register
RP	Register Pointer
#	Immediate Operand Prefix
b	Binary Number Suffix
%	Hexadecimal Number Prefix
h	Hexadecimal Number Suffix
~	Assignment of a value. For example, dst \leftarrow dst + src indicates the result is stored in the destination.
\leftrightarrow	Exchange of two values
~	One's complement unary operator



Flags Register

The Flags Register informs the current status of the Z8 CPU. It contains six bits of status information. See Table 55.

Table 55. Flags Register (FLAGS)

Bit	7	7	6	5	4	3	2	1	0			
Field	(2	Z	S	0	D	Н	F1	F2			
Reset	>	<	Х	Х	Х	Х	Х	Х	Х			
R/W	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address				Bank li	ndependent	FCh; Linea	ar 0FCh					
Bit Position	Value	alue Description										
[7]	0 1	 Carry Flag (C) Set when the result of an arithmetic operation generates a <i>carry out of</i> or a <i>borrow into</i> the high-order bit (bit 7) of the result. Also used in rotate and shift instructions. Flag Clear 										
[6]	0 1	Set v Flag	Zero Flag (Z) Set when the result of an arithmetic operation is 0. Flag Clear Flag Set									
[5]	0 1	Store shift	instruction. Clear	of the most	significant l	oit following	an arithmet	ic, logical, ro	otate, or			
[4]	0 1	Set v	Clear	,	ithmetic ope	ration is gre	ater than 12	27.				
[3]	0 1	Decimal Adjust Flag (D) Used for binary-coded decimal (BCD) arithmetic. Flag Clear Flag Set										
[2]	0 1	Set v	Clear		orrow into bi	t 3 of an ari	thmetic ope	ration occur	S.			



Bit Position	Value	Description
[1]	0 1	User Flag 1 (F1) Available to software for use as a general-purpose bit. Bit Clear Bit Set
[0]	0 1	User Flag 2 (F2) Available to software for use as a general-purpose bit. Bit Clear Bit Set

Condition Codes

The C, Z, S, and V Flags control the operation of the conditional jump (JP cc and JR cc) instructions. Sixteen frequently useful functions of the Flag settings are encoded in a 4-bit field called the condition code (cc). Table 56 summarizes the condition codes. Some binary condition codes can be created using more than one assembly code mnemonic. The result of the Flag test operation determines if the conditional jump executes.

Table 56. Condition Codes

Binary	Hex	Assembly Mnemonic	Definition	Flag Test Operation
0000	0	F	Always False	_
0001	1	LT	Less Than	(S XOR V) = 1
0010	2	LE	Less Than or Equal	(Z OR (S XOR V)) = 1
0011	3	ULE	Unsigned Less Than or Equal	(C OR Z) = 1
0100	4	OV	Overflow	V = 1
0101	5	MI	Minus	S = 1
0110	6	Z	Zero	Z = 1
0110	6	EQ	Equal	Z = 1
0111	7	С	Carry	C = 1
0111	7	ULT	Unsigned Less Than	C = 1
1000	8	T (or blank)	Always True	_
1001	9	GE	Greater Than or Equal	(S XOR V) = 0
1010	А	GT	Greater Than	(Z OR (S XOR V)) = 0
1011	В	UGT	Unsigned Greater Than	(C = 0 AND Z = 0)



		Accombly		
Binary	Hex	Assembly Mnemonic	Definition	Flag Test Operation
1100	С	NOV	No Overflow	V = 0
1101	D	PL	Plus	S = 0
1110	Е	NZ	Non-Zero	Z = 0
1110	Е	NE	Not Equal	Z = 0
1111	F	NC	No Carry	C = 0
1111	F	UGE	Unsigned Greater Than or Equal	C = 0

Table 56. Condition Codes (Continued)

Z8 LXM CPU Instruction Summary

Table 57 summarizes the Z8 LXM CPU instructions. The table identifies the addressing modes employed by the instruction, the effect upon the Flags register, the number of CPU clock cycles required for the instruction fetch, and the number of CPU clock cycles required for the instruction.

Assembly		Address Mode Op- code(s) -			Flags	Cycles	
Mnemonic	Symbolic Operation	dst	src	(Hex)	CZSVDH	Fetch	Execute
ADC dst, src	$dst \leftarrow dst + src + C$	r	r	12	* * * * 0 *	6	5
		r	lr	13		6	5
		R	R	14		10	5
		R	IR	15		10	5
		R	IM	16		10	5
		IR	IM	17		10	5
ADD dst, src	$dst \gets dst + src$	r	r	02	* * * * 0 *	6	5
		r	lr	03		6	5
		R	R	04		10	5
		R	IR	05		10	5
		R	IM	06		10	5
		IR	IM	07		10	5
Flag States: * = St	ate Depends on Result; – = N	o Chang	ge; X	= Undefine	ed; 0 = Cleared;	1 = Set	

Table 57. Z8 LXM CPU Instruction Summary

zilog 117

Accomply			ress de	Op-	Flags	Cy	cles
Assembly Mnemonic	Symbolic Operation	dst	src	code(s) (Hex)	CZSVDH	Fetch	Execute
AND dst, src	$dst \gets dst \ AND \ src$	r	r	52	- * * 0	6	5
		r	lr	53		6	5
		R	R	54		10	5
		R	IR	55		10	5
		R	IM	56		10	5
		IR	IM	57		10	5
CALL dst	$SP \leftarrow SP$ -2	IRR		D4		20	0
		DA		D6		20	0
CCF	$C \leftarrow \sim C$			EF	*	6	5
CLR dst	dst ← 00h	R		B0		6	5
		IR		B1		6	5
COM dst	dst ← ~dst	R		60	- * * 0	6	5
		IR		61		6	5
CP dst, src	dst – src – C	r	r	A2	* * * *	6	5
		r	lr	A3		6	5
		R	R	A4		10	5
		R	IR	A5		10	5
		R	IM	A6		10	5
		IR	IM	A7		10	5
DA dst	$dst \leftarrow DA(dst)$	R		40	* * * X	8	5
		IR		41		8	5
DEC dst	dst ← dst – 1	R		00	_ * * *	6	5
		IR		01		6	5
DECW dst	dst ← dst – 1	RR		80	_ * * *	10	5
		IR		81		10	5
DI	Disable Interrupts IRQCTL[7] \leftarrow 0			8F		6	1
		No Chang	je; X			6 1 = Set	

zilog 118

Assombly		Addres Mode	^	Flags	Су	cles
Assembly Mnemonic	Symbolic Operat	tion dst s	rc (Hex)	CZSVDH	Fetch	Execute
DJNZ dst, F	A $dst \leftarrow dst - 1$ if $dst \neq 0$ PC \leftarrow PC + X	r	0A-FA		NZ/Z 12/10	5
EI	Enable Interrupts IRQCTL[7] \leftarrow 1		9F		6	1
HALT	HALT Mode		7F		7	0
INC dst	$dst \gets dst + 1$	R	20	_ * * *	6	5
		IR	21		6	5
		r	0E–FE		6	5
INCW dst	dst \leftarrow dst + 1	RR	A0	_ * * *	10	5
		IR	A1		10	5
IRET	$\begin{array}{l} FLAGS \leftarrow @SP \\ SP \leftarrow SP + 1 \\ PC \leftarrow @SP \\ SP \leftarrow SP + 2 \\ IRQCTL[7] \leftarrow 1 \end{array}$		BF	* * * * * *	16	0
JP dst	$PC \leftarrow dst$	DA	8D		12	0
		IRR	30		8	0
JP cc, dst	if cc is true PC ← dst	DA	0D–FD		T/F 12/10	0
JR dst	$PC \leftarrow PC + X$	RA	8B		12	0
JR cc, dst	if cc is true PC \leftarrow PC + X	RA	0B–FB		T/F 12/10	0
Flag States:	* = State Depends on Result;	– = No Change;	X = Undefine	d; 0 = Cleared;	1 = Set	

zilog ₁₁₉

Assembly			Address Mode O		Flags	Cycles	
Mnemonic	Symbolic Operation	dst	src	code(s) (Hex)	CZSVDH	Fetch	Execute
LD dst, src	$dst \leftarrow src$	r	IM	0C–FC		6	5
		r	R	08–F8		6	5
		R	r	09–F9		6	5
		r	X(r)	C7		10	5
		X(r)	r	D7		10	5
		r	lr	E3		6	5
		R	R	E4		10	5
		R	IR	E5		10	5
		R	IM	E6		10	5
		IR	IM	E7		10	5
		lr	r	F3		6	5
		IR	R	F5		10	5
LDC dst, src	$dst \leftarrow src$	r	Irr	C2		12	0
		Irr	r	D2		12	0
LDCI dst, src	$dst \leftarrow src$	lr	Irr	C3		18	0
	r ← r + 1 rr ← rr + 1	Irr	lr	D3		18	0
LDX dst, src	$dst \leftarrow src$	r	Irr	82		12	0
		Irr	r	92		12	0
LDXI dst, src	$dst \leftarrow src$	lr	Irr	83		18	0
	r ← r + 1 rr ← rr + 1	Irr	lr	93		18	0
NOP	No operation			FF		6	0

zilog

Assembly			ress ode	Op- code(s)	Flags	Су	cles
Mnemonic	Symbolic Operation	dst	src	(Hex)	CZSVDH	Fetch	Execute
OR dst, src	$dst \gets dst \ OR \ src$	r	r	42	- * * 0	6	5
		r	lr	43		6	5
		R	R	44		10	5
		R	IR	45		10	5
		R	IM	46		10	5
		IR	IM	47		10	5
POP dst	dst ← @SP	R		50		10	5
	$SP \leftarrow SP + 1$	IR		51		10	5
PUSH src	$SP \leftarrow SP - 1$	R		70		10	1
	$@SP \leftarrow src$	IR		71		12	1
RCF	C ← 0			CF	0	6	5
RET	$PC \leftarrow @SP$ $SP \leftarrow SP + 2$			AF		14	0
RL dst		R		90	* * * *	6	5
	C - D7 D6 D5 D4 D3 D2 D1 D0 dst	IR		91		6	5
RLC dst		R		10	* * * *	6	5
	C	IR		11		6	5
RR dst		R		E0	* * * *	6	5
	► D7 D6 D5 D4 D3 D2 D1 D0 dst	IR		E1		6	5
RRC dst]	R		C0	* * * *	6	5
	► <u>D7D6D5D4D3D2D1D0</u> ►C dst	IR		C1	_	6	5
Flag States: * = S	State Depends on Result; – = No	Chang	je; X	= Undefine	d; 0 = Cleared;	1 = Set	

Table 57. Z8 LXM CPU Instruction Summary (Continued)

120

zilog 121

Accombly			ress de	Op-	Flags	Су	cles
Assembly Mnemonic	Symbolic Operation	dst	src	code(s) (Hex)	CZSVDH	Fetch	Execute
SBC dst, src	$dst \gets dst - src - C$	r	r	32	* * * * 1 *	6	5
		r	lr	33		6	5
		R	R	34		10	5
		R	IR	35		10	5
		R	IM	36		10	5
		IR	IM	37		10	5
SCF	C ← 1			DF	1	6	5
SRA dst	T V	R		D0	* * * 0	6	5
	D7D6D5D4D3D2D1D0 C	IR		D1		6	5
SRP src	$RP \leftarrow src$		IM	31		6	1
STOP	STOP Mode			6F		6	0
SUB dst, src	$dst \gets dst - src$	r	r	22	* * * * 1 *	6	5
		r	lr	23		6	5
		R	R	24		10	5
		R	IR	25		10	5
		R	IM	26		10	5
		IR	IM	27		10	5
SWAP dst	$dst[7:4] \leftrightarrow dst[3:0]$	R		F0	- * * X	8	5
		IR		F1		8	5
TCM dst, src	(NOT dst) AND src	r	r	62	- * * 0	6	5
		r	lr	63		6	5
		R	R	64	_	10	5
		R	IR	65		10	5
		R	IM	66		10	5
		IR	IM	67		10	5

zilog

Assembly		mous		Op- - code(s)	Flags	Су	cles
Mnemonic	Symbolic Operation	dst	src	(Hex)	CZSVDH	Fetch	Execute
TM dst, src	dst AND src	r	r	72	- * * 0	6	5
		r	lr	73		6	5
		R	R	74		10	5
		R	IR	75		10	5
		R	IM	76		10	5
		IR	IM	77		10	5
WDT				5F		6	0
XOR dst, src	$dst \gets dst \ XOR \ src$	r	r	B2	- * * 0	6	5
		r	lr	B3		6	5
		R	R	B4		10	5
		R	IR	B5		10	5
		R	IM	B6		10	5
		IR	IM	B7		10	5
Flag States: * = S	tate Depends on Result; - = N	o Chang	je; X	= Undefine	ed; 0 = Cleared;	1 = Set	

Table 57. Z8 LXM CPU Instruction Summary (Continued)

122



Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than those listed in Table 58 may cause permanent damage to the device. These ratings are stress ratings only. Functional operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, unused inputs should be tied to one of the supply voltages (V_{DD} or V_{SS}).

Parameter	Minimum	Maximum	Units
Ambient temperature under bias	0	+70	С
Storage temperature	-65	+150	С
Voltage on any pin with respect to V _{SS} *	-0.3	+4.0	V
Voltage on V_{DD} pin with respect to V_{SS}	-0.3	+3.6	V
Maximum current on input and/or inactive output pin	-5	+5	μA
Maximum output current from active output pin	-25	+25	mA
Maximum current into V _{DD} or out of V _{SS}		75	mA
*This voltage applies to all pins except V_{DD} , P32, and P33.			

Table 58. Absolute Maximum Ratings

124

Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (see Figure 39).




Figure 39. Test Load Diagram

Capacitance

Table 59 lists the capacitances.

Table 59. Capacitance

Parameter	Maximum		
Input capacitance	12 pF		
Output capacitance	12 pF		
I/O capacitance	12 pF		
Note: $T_A = 25 \degree C$, $V_{CC} = GND = 0 V$, f = 1.0 MHz, unmeasured pins returned to GND			



125

DC Characteristics

Table 60 describes the direct current characteristics of the ZLR64400 ROM MCU.

Table 60.DC Characteristics

T _A =				0 °C to +	⊦70 °C			
Symbol	Parameter	V _{cc}	Minimum	Typ ⁶	Maximum	Units	Conditions	
V _{CC}	Supply Voltage ¹		2.0		3.6	V	See note 1	
V _{CH}	Clock Input High Voltage	2.0–3.6	0.8 V _{CC}		V _{CC} +0.3	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	2.0–3.6	V _{SS} -0.3		0.4	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	2.0–3.6	0.7 V _{CC}		V _{CC} +0.3	V		
V _{IL}	Input Low Voltage	2.0–3.6	V _{SS} -0.3		0.2 V _{CC}	V		
V _{OH1}	Output High Voltage	2.0–3.6	V _{CC} -0.4			V	I _{OH} = -0.5 mA	
V _{OH2}	Output High Voltage (P36, P37, P00, P01)	2.0–3.6	V _{CC} -0.8			V	I _{OH} = -7 mA	
V _{OL1}	Output Low Voltage	2.0–3.6			0.4	V	I _{OL} = 4.0 mA	
V _{OL2}	Output Low Voltage (P00, P01, P36, P37)	2.0–3.6			0.8	V	I _{OL} = 10 mA	
V _{OFFSET}	Comparator Input Offset Voltage	2.0–3.6			25	mV		
V _{REF}	Comparator Reference Voltage	2.0–3.6	0		V _{cc} –1.75	V		
I _{IL}	Input Leakage	2.0–3.6	–1		1	μA	V_{IN} = 0 V, V_{CC} ; pull- ups disabled.	
I _{IL1}	Input Leakage IR Amp (P31)	2.0–3.6	-2.5		-12	μA	V _{IN} = 0 V, IR amp enabled.	
R _{PU}	Pull-up Resistance	2.0	225		675	kΩ	V _{IN} = 0 V; Pull-ups	
		3.6	75		275	kΩ	selected by mask option	
I _{OL}	Output Leakage	2.0–3.6	-1		1	μA	V_{IN} = 0 V, V_{CC}	
I _{CC}	Supply Current ^{2,3}	2.0		1.2	3	mA	at 8.0 MHz	
		3.6		2.2	5	mA	at 8.0 MHz	

zilog

126

			T _A = 0 °C to +70 °C					
Symbol	Parameter	v_{cc}	Minimum	Typ ⁶ Maximum		Units	Conditions	
I _{CC1}	Standby Current ^{2,3} (HALT mode)	2.0		0.5	1.6	mA	V_{IN} = 0 V, V_{CC} at	
		3.6		0.8	2.0	mA	[–] 8.0 MHz	
I _{CC2}	Standby Current ⁴ (STOP mode)	2.0		1.3	8	μA	V _{IN} = 0 V, V _{CC} WDT	
		3.6		1.8	10	μA	[−] is not running	
		2.0		5.8	20	μA	V_{IN} = 0 V, V_{CC} WDT	
		3.6		8.9	30	μA	is running	
I _{LV}	Standby Current ⁵ (Low Voltage)			0.9	6	μΑ	Measured at 1.3 V	
V _{BO}	V _{CC} Low Voltage Protection			1.8	2.0	V		
V_{LVD}	V _{CC} Low Voltage Detection			2.4		V		
V _{HVD}	V _{CC} High Voltage Detection			2.7		V		
T _{ONIRAMP}	Wake-up time from disabled mode	2.0–3.6			20	μs		
I _{DET}	IR amp current for signal detection	2.0–3.6	10		100	μΑ	IR amp enabled	

Table 60.DC Characteristics (Continued)

Notes

1. Zilog[®] recommends adding a filter capacitor (minimum 0.1 μ F), physically close to V_{DD} and V_{SS} if operating voltage fluctuations are anticipated, such as those resulting from driving an infrared LED.

2. All outputs unloaded, inputs at rail.

3. CL1 = CL2 = 10 pF.

4. Oscillator stopped.

Oscillator stops when V_{CC} falls below V_{BO} limit.
 Typical values shown are at 25 °C.

AC Characteristics

Figure 40 and Table 61 on page 128 describe the Alternating Current (AC) characteristics.




Figure 40. AC Timing Diagram

zilog

				T _A = 0 °C to +70 °C 8.0 MHz			WDTMR
No	Symbol	Parameter	V _{cc}	Minimum	Maximum	Units	(Bits 1:0)
1	T _P C	Input Clock Period ¹	2.0–3.6	121	DC	ns	
2	T _R C,T _F C	Clock Input Rise and Fall Times ¹	2.0–3.6		25	ns	
3	T _W C	Input Clock Width ¹	2.0–3.6	37		ns	
4 T _W T _{IN} L	τ _w τ _{in} L	Timer Input	2.0	100		ns	
	Low Width ¹	3.6	70		ns		
5	T _W T _{IN} H	Timer Input High Width ¹	2.0–3.6	3T _P C			
6	T _P T _{IN}	Timer Input Period ¹	2.0–3.6	8T _P C			
7	$T_R T_{IN}, T_F T_{IN}$	Timer Input Rise and Fall Timers ¹	2.0–3.6		100	ns	
8 T _W IL	Interrupt Request	2.0	100		ns		
		Low Time ^{1,2}	3.6	70		ns	
9	Τ _W IH	Interrupt Request Input High Time ^{1,2}	2.0–3.6	5T _P C			
10 T _{WSM}	T _{WSM}	Stop Mode Recovery	2.0–3.6	12 ³		ns	
		Width Spec		10T _P C ⁴			
11	T _{OST}	Oscillator Start-Up Time ⁴	2.0–3.6		5T _P C		
12 T _{WDT}	T _{WDT}	Watchdog Timer	2.0–3.6	5		ms	0, 0
		Delay Time	2.0–3.6	10		ms	0, 1
			2.0–3.6	20		ms	1, 0
_			2.0–3.6	80		ms	1, 1
13	T _{POR}	Power-On Reset	2.0–3.6	2.5	10	ms	
14	f _{iramp}	Frequency of input signal for IR amplifier		0	500	kHz	

Table 61.AC Characteristics

Notes


1. Timing Reference uses 0.9 V_{CC} for a logic 1 and 0.1 V_{CC} for a logic 0. 2. Interrupt request through Port 3 (P33:P31).

- 3. SMR bit 5 = 1.
- 4. SMR bit 5 = 0.

zilog 129

Packaging

Figure 41 displays the 28-pin shrink small outline package (SSOP) for the ZLR64400 device.



DETAIL 'A'

Figure 41. 28-Pin SSOP Package Diagram

zilog 130





Figure 42 displays the 28-pin small outline integrated circuit (SOIC) package for the ZLR64400 device.

Figure 42. 28-Pin SOIC Package Diagram

Figure 43 displays the 28-pin plastic dual inline package (PDIP) for the ZLR64400 device.



Note: ZiLOG supplies both options for production. Component layout PCB design should cover bigger option 01.



132




Figure 44 displays the 20-pin shrink small outline package (SSOP) for the ZLR64400 device.

Figure 44. 20-Pin SSOP Package Diagram

133




Figure 45 displays the 20-pin small outline integrated circuit (SOIC) package for the ZLR64400 device.

Figure 45. 20-Pin SOIC Package Diagram

134

Figure 46 displays the 20-pin plastic dual inline package (PDIP) for the ZLR64400 device.




Figure 46. 20-Pin PDIP Package Diagram



Ordering Information

Table 62 provides a product specification index code and a brief description of each part. Each of the parts listed in Table 62 is shown in a lead-free package.

The use of lead-free packaging adheres to a socially responsible environmental standard. See the Part Number Description on page 136 for a description of a part number's unique identifying attributes.

Table 62. ZLR64400 ROM MCU Part Numbers Description

PSI No	Description	PSI No	Description
ZLR64400H2864G	28-pin SSOP 64K ROM	ZLR64400H2832G	28-pin SSOP 32K ROM
ZLR64400S2864G	28-Pin SOIC 64K ROM	ZLR64400S2832G	28-Pin SOIC 32K ROM
ZLR64400P2864G	28-Pin PDIP 64K ROM	ZLR64400P2832G	28-Pin PDIP 32K ROM
ZLR64400H2064G	20-Pin SSOP 64K ROM	ZLR64400H2032G	20-Pin SSOP 32K ROM
ZLR64400S2064G	20-pin SOIC 64K ROM	ZLR64400S2032G	20-pin SOIC 32K ROM
ZLR64400P2064G	20-pin PDIP 64K ROM	ZLR64400P2032G	20-pin PDIP 32K ROM
ZLR64400X2064O	20-pin 64K ROM DIE	ZLR64400X2032O	20-pin 32K ROM DIE
ZLR64400X2864O	28-pin 64K ROM DIE	ZLR64400X2832O	28-pin 32K ROM DIE
Development Tools			
ZLP128ICE01ZEMG*	Crimzon In-Circuit Emulator		
	G has been replaced by an im- RMZNICE01ZEMG.		
ZCRMZNICE01ZEMG	Crimzon In-Circuit Emulator		
ZCRMZN00100KITG	Crimzon In-Circuit Emulator Development Kit		
ZCRMZNICE01ZACG	20-Pin Accessory Kit		
ZCRMZNICE02ZACG	40/48-Pin Accessory Kit		

For complete details on ZLR64400 ROM MCU, development tools and downloadable software, refer to <u>www.zilog.com</u>.

Part Number Description

Zilog[®] part numbers consist of a number of components, as shown in Figure 47. The example part number ZLR64400H2864G is a Crimzon 64K ROM product in a 28-pin SSOP package, with 64KB of ROM and built using lead-free solder.




Figure 47. Part Number Example



Index

Numerics

12-bit address map 34 16-bit counter/timer circuits 66 20-pin package pins 5, 6 PDIP package 134 SOIC package 133 SSOP package 132 28-pin package pins 7, 8, 9 PDIP package 131 SOIC package 130 SSOP package 129 8-bit counter/timer circuits 61

Α

absolute maximum ratings 123 AC characteristics 127, 128 AC timing 127 active low notation 3 address 12-bit linear 34 notation 111 amplifier, infrared 41 AND caution 75 architecture MPU 1 UART 43 asynchronous data 45

В

baud rate generator
description 50
example 52
interrupt 50
Baud Rate Generator Constant register (BCNST)
55
block diagram

counter/timer 57 interrupt 84 MCU 4 reset and watch-dog timer 94 UART 44 brown-out, voltage 95

С

capacitance 124 caution open-drain output 11 stopping timer 61 timer count 61 timer modes 76 timer registers 67 UART transmit 46, 47 characteristics AC 127, 128 DC 125 electrical 123 clock 91 internal signals 92 CMOS gate, caution 11 comparator inputs 19 outputs 19 condition codes 115 conditions, test 124 connection, power 3 constant memory 27, 28 constant, baud rate 55 counter/timer block diagram 57 capture flowchart 63 input circuit 59 output configuration 18 crystal 91 crystal oscillator pins (XTAL1, XTAL2) 91, 92 Customer Feedback Form 143



138

D

data format, UART 45 data handling, UART 49 DC characteristics 125 demodulation changing mode 76 flowchart 63, 64 timer 62, 67 demodulation mode flowchart 65 device architecture 1 block diagram 4 features 1 part numbers 135 diagram, package 129, 130, 131, 132, 133, 134 divisor, baud rate 55

Ε

electrical characteristics 123 error handling, UART 49 example BCNST register 52 register pointer 32

F

fast recovery, stop mode 97 features, device 1 flags register 114 floating CMOS gate, caution 11 flowchart demodulation mode 63, 64, 65 timer transmit 60 UART receive 50 format, UART data 45 functional block diagram 4 functions, I/O port pins 11

Η

h suffix 61 HALT mode 96

I

handshaking, UART 48

I/O port pin functions 11 infrared learning amplifier 41 input comparator 19 counter/timer 59 timers 58 instruction set summary 116 instruction symbols 113 internal clock 92 interrupt baud rate generator 50 block diagram 84 description 83 mask register 89 priority register 86 request register 86, 87 source 85 stop-mode recovery 97 type 85 **UART 48** UART receive 47, 48, 50 UART transmit 46.48 vector 85 Interrupt Mask Register (IMR) 89 Interrupt Priority Register (IPR) 86 Interrupt Request Register (IRQ) 86, 87

L

LDE and LDEI instructions removed LDX, LDXI instruction addresses leakage, caution learning amplifier, infrared linear address load, test Low-Voltage Detection Register (LVD)

Μ

map



program/constant memory 28 register 12-bit 34 register 8-bit 30 register file summary 37 maximum ratings 123 MCU block diagram 4 features 1 part numbers 135 memory address, linear 32 program/constant 27 program/constant map 28 register 12-bit map 34 register file map 30 register file summary 37 modulo-N mode 62, 67 MPU architecture 1

Ν

notation addressing 111 operand 111

0

open-drain output caution 11 operand symbols 111 operation, UART 44 OR caution 75 ordering information 135 oscillator 91 OTP memory 27 output comparator 19 timer/counter 69 timer/counter circuit 70 timer/counter configuration 18 overline, in text 3 overrun, UART 49

Ρ

package diagram 129, 130, 131, 132, 133, 134 package information 129 parity, UART data 45 part number format 135, 136 pin description 5 pin function port 0 12 port 2 13 port 3 14 port 3 summary 17 ping-pong mode 68, 69 pins 20-pin package 5, 6 28-pin package 7, 8, 9 polled UART receive 47 polled UART transmit 45 port 0 configuration 13 pin function 12 Port 0 Mode Register (P01M) 20 Port 0 Register (P0) 21 port 2 configuration 14 pin function 13 Port 2 Mode Register (P2M) 22 Port 2 Register (P2) 23 port 3 configuration 15 counter/timer output 18 pin function 14 pin function 17 Port 3 Mode Register (P3M) 24 Port 3 Register (P3) 25 Port Configuration Register (PCON) 19 port pin functions 11 power connection 3 power management 93 power-on reset timer 95 program memory description 27 map 28 Program Memory Paging Register (PMPR) 35 programming summary 111



140

pull-up, disabled 11

R

ratings, maximum 123 register BCNST 55 CTR1 77 CTR3 81 HI16 72 HI8 71 **IMR 89 IPR 86** IRQ 86, 87 LO16 72 LO8 71 LVD 96 P0 21 P01M 20 P2 23 P2M 22 P3 25 P3M 24 **PCON 19 PMPR 35 RP 35 SMR 100** SMR1 103 SMR2 105 SMR3 108 SMR4 109 **SPL 36** UCTL 54 URDATA 52 **USER 36 UST 53** UTDATA 52 **WDTMR 110** register file 12-bit address 34 address summary 37 description 28 memory map 30 register pointer

detail 31 example 32 Register Pointer Register (RP) 35 Register Pointer register (RP) 35 reset block diagram 94 delay bypass 97 features 93 POR timer 95 status 95 timer terminal count 74

S

SCLK signal 92 single-pass mode 62, 67 source interrupt 85 stop-mode recovery 98, 99, 102, 104, 107 stack 29 Stack Pointer Register (SPL) 36 standard test conditions 124 standby, brown-out 95 status reset 95 **UART 53** stop bit, UART 49 stop mode fast recovery 97 stop-mode description 97 recovery events 98, 101, 103, 105 recovery interrupt 97 recovery source 98, 99, 102, 104, 107 recovery status 95 Stop-Mode Recovery Register (SMR) 100 Stop-Mode Recovery Register 1 (SMR1) 103 Stop-Mode Recovery Register 2 (SMR2) 105 Stop-Mode Recovery Register 3 (SMR3) 108 Stop-Mode Recovery Register 4 (SMR4) 109 suffix, h 61 symbols address 111 instruction 113



operand 111

Т

T16 OUT signal modulo-N mode 67 single-pass mode 67 T8 OUT signal modulo-N mode 62 single-pass mode 62 TCLK signal 92 terminal count, reset 74 test conditions 124 test load 124 timer block diagram 57 changing mode **76** description 57 input circuit 58, 59 output circuit 70 output configuration 18 output description 69 reset 95 starting count caution 61 stopping caution 61 T16 demodulation 67 T16 transmit 66 T16 OUT signal 67 T8 demodulation 62 T8 transmit 59 T8 OUT signal 62 transmit flowchart 60 transmit versus demodulation mode 76 Timer 16 Capture High Register (HI16) 72 Timer 16 Capture Low Register (L016) 72 Timer 16 Control register (CTR2) 80 Timer 16 High Hold register (TC16H) 72, 73 Timer 16 Low Hold Register (TC16L) 73 Timer 8 and Timer 16 Common Functions Register (CTR1) 77 Timer 8 Capture High Register (HI8) 71 Timer 8 Capture Low Register (L08) 71 Timer 8 Control Register (CTR0) 74, 75 Timer 8 High Hold Register (TC8H) 73, 74

Timer 8 Low Hold Register (TC8L) 74 Timer 8/Timer 16 Control Register (CTR3) 81 timing, AC 127 transmit caution, UART 46, 47 transmit mode caution 76 flowchart 60 timer 59, 66

U

UART architecture 43 baud rate generator 50 block diagram 44 data and error handling 49 data format 45 description 43 interrupts 48 operation 44 overrun error 49 polled receive 47 polled transmit 45 receive interrupt 47, 48, 50 stop bit 49 transmit caution 46. 47 transmit interrupt 46, 48 UART Control Register (UCTL) 54 UART Receive/Transmit Data Register (URDA-TA/UTDATA) 52 UART Status Register (UST) 53 User Data Register (USER) 36

V

vector, interrupt 85 voltage brown-out 95 detection 95 detection register 96

W

watchdog timer



description 109 diagram 94 Watch-Dog Timer Mode Register (WDTMR) 110

Χ

XTAL1 pin 91 XTAL2 pin 92

Ζ

ZLR64400 MCU block diagram 4 features 1 part numbers 135



Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at http://www.zilog.com/kb.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <u>http://support.zilog.com</u>.