

MOS INTEGRATED CIRCUIT μ PD4565421, 4565821, 4565161

64M-BIT VIRTUAL CHANNEL SDRAM

Description

The 64M-bit Virtual Channel (VC) SDRAM is implemented to be 100% pin and package compatible to the industry standard SDRAM. It uses the same command protocol and interface as SDRAM. The VC SDRAM command set is a superset of the SDRAM. It also follows the same electrical and timing specifications of the SDRAM, such that it is possible for one product platform to be used with the VC SDRAM and non-VC SDRAM part.

Features

- Fully Standard Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Dual internal banks controlled by Bank Select Address
- Sixteen Channels controlled by Channel Select Address
- Quad segments controlled by Segment Select Address
- Byte control (x16) by LDQM and UDQM
- Programmable Wrap sequence (Sequential / Interleave)
- Programmable burst length (1, 2, 4, 8 and 16)
- Read latency (1, 2)
- Prefetch Read latency (4)
- Auto precharge and without auto precharge
- · Auto refresh and Self refresh
- x4, x8, x16 organization
- Single 3.3 V \pm 0.3 V power supply
- Interface: LVTTL
- Refresh cycle: 4 K cycles / 64 ms

June 1999 NS CP(K)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



Ordering Information

(1/2)

Part number	Organization	Clock	Read	Prefetch	Channel	Package
	(word x bit x bank)	frequency	latency	read	and	
		MHz (MAX.)		latency	Interface	
μPD4565421G5-A70-9JF Note	8M x 4 x 2	143	2	4	16 channels	54-pin
μPD4565421G5-A75-9JF		133			and	Plastic
μPD4565421G5-A10-9JF		100			LVTTL	TSOP(II)
μPD4565421G5-A15-9JF		67	1			(400 mil)
μPD4565821G5-A70-9JF Note	4M x 8 x 2	143	2			
μPD4565821G5-A75-9JF		133				
μPD4565821G5-A10-9JF		100				
μPD4565821G5-A15-9JF		67	1			
μPD4565161G5-A70-9JF ^{Note}	2M x 16 x 2	143	2			
μPD4565161G5-A75-9JF		133				
μPD4565161G5-A10-9JF		100				
μPD4565161G5-A15-9JF		67	1			

Note Under development


[Low Power Operation] (2/2)

	Part number	Organization	Clock	Read	Prefetch	Channel	Package
		(word x bit x bank)	frequency	latency	read	and	
			MHz (MAX.)		latency	Interface	
	μPD4565421G5-A70L-9JF ^{Note}	8M x 4 x 2	143	2	4	16 channels	54-pin
7	μPD4565421G5-A75L-9JF		133			and	Plastic
7	μPD4565421G5-A10L-9JF		100			LVTTL	TSOP(II)
7	μPD4565421G5-A15L-9JF		67	1			(400 mil)
	μPD4565821G5-A70L-9JF Note	4M x 8 x 2	143	2			
7	μPD4565821G5-A75L-9JF		133				
7	μPD4565821G5-A10L-9JF		100				
7	μPD4565821G5-A15L-9JF		67	1			
	μPD4565161G5-A70L-9JF Note	2M x 16 x 2	143	2			
7	μPD4565161G5-A75L-9JF		133				
7	μPD4565161G5-A10L-9JF		100				
7	μPD4565161G5-A15L-9JF		67	1			

Note Under development


Part Number

[x4, x8]



Note Reserved

[x16]



Note Reserved




Pin Configurations

/xxx indicates active low signal.

[µPD4565421]

54-pin Plastic TSOP (II) (400mil) 8M words x 4 bits x 2 banks




A0 - A13 : Address inputs DQM : DQ mask enable A0 - A12 : Row address inputs CKE Clock enable A0 - A7 Column address inputs CLK System clock input DQ0 - DQ3 Data inputs/outputs Vcc Supply voltage /CS Chip select Vss Ground

Remark Refer to 1. Input/ Output Pin Function for Bank address, Channel address and Segment address.

[µPD4565821]

54-pin Plastic TSOP (II) (400mil) 4M words x 8 bits x 2 banks




A0 - A13 DQM DQ mask enable : Address inputs CKE A0 - A12 : Row address inputs Clock enable A0 - A6 : Column address inputs CLK System clock input DQ0 - DQ7 Data inputs/outputs Vcc Supply voltage /CS Chip select Vss Ground Supply voltage for DQ /RAS Row address strobe VccQ

Remark Refer to 1. Input/ Output Pin Function for Bank address, Channel address and Segment address.

[µPD4565161]

54-pin Plastic TSOP (II) (400mil) 2M words x 16 bits x 2 banks



A0 - A13 : Address inputs UDQM : Upper DQ mask enable
A0 - A12 : Row address inputs LDQM : Lower DQ mask enable

A0 - A5 Column address inputs CKE Clock enable DQ0 - DQ15 : Data inputs/outputs CLK System clock input /CS : Chip select Vcc Supply voltage /RAS Row address strobe Vss Ground

Remark Refer to 1. Input/ Output Pin Function for Bank address, Channel address and Segment address.



VC SDRAM Architecture

The Virtual Channel Memory (VC Memory) is a memory core technology designed to improve memory data throughput efficiency and initial latency of memories. Intended for use in next generation memory systems, the VC Memory technology is ideal memory for a wide range of application such as Multimedia PC, Game machine, Internet Server etc.... The slow core operation memory such as DRAM, Flash Memory and Mask ROM can get very significant performance improvements with VC Memory technology.

Today's memory subsystems are accessed by multiple tasks/sources (memory masters), working in multitasking mode. Each memory master accesses memory with an address locality with a time locality, a block size and a number of contiguous accesses. Virtual Channel Memory architecture is designed for this multitasking, multiple masters, interleaving access scenarios. The VC Memory provides memory masters with Virtual Channels. Each channel is a set of resources that constitute a fast dedicated path for each memory masters to access the memory. The Virtual Channels will minimize the overhead resulting from other memory master's accesses, reduce the access latency and facilitate automatic data sharing.

Each channel is equipped with a data row buffer and its own independent operating modes. To the memory masters, this looks like its own very fast memory. The system memory controller associates these channels to the memory masters for their accesses. Thus, the channels are made to track the accesses of these memory masters. The system memory controller has complete controls over the operations of the channels. It can schedule and issue commands that causes segments of memory rows to be loaded into the channels or for data from the channels to be written back to the memory rows. Any channels can store the data from any rows, can be written to any rows and hence are fully associative. Then the Read and Write operations will be occurring as much as possible with these high speed channels, minimizing all overheads associated with the DRAM bank operations.


The Read/Write operations of the channels (foreground operations) can operate independently with the DRAM bank operations (background operations) of Activate, Precharge, Prefetch (Loading row data to channel) and Restore (Writing channel data to row). Then VC Memory also further enhances performance by allowing the system memory controller to schedule the foreground and background operations to operate concurrently.

VC SDRAM architecture offers the following features and benefits:

- 1. Multiplies the effective data throughput performance of conventional DRAM core.
- 2. Achieving close to full data bus bandwidth with low latency, interleaved random row, random column Read/Write through the channels.
- 3. Transparent DRAM bank operations through the concurrent foreground and Background Operations
- 4. Very wide (128 bytes wide) internal data transfer bus between Channel and memory core
- 5. Equivalence of tens of multiple memory banks by using only a fraction of the frequency of Row Activate and Precharge of conventional DRAM core.




Block Diagram





Conceptual Schematic 1






Conceptual Schematic 2


Prefetch Operation

The data is fetched from a segment to any channel buffer.




Restore Operation


The data is transferred from a channel buffer to any segment.





Data size of segment and channel







1. Input/Output Pin Function

(1/3)

Pin name	Input/Output	Function
CLK	Input	CLK is the master clock input. Other inputs signals for all commands are
		referenced to the CLK rising edge.
CKE	Input	CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising
		edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal
		clock is not issued and the VC SDRAM suspends operation.
		When the VC SDRAM is not in burst mode and CKE is negated, the device enters
		power down mode. During power down mode, CKE must remain low.
/CS	Input	Chip select.
		/CS low starts the command input cycle, which occurs on rising edge of CLK.
		During /CS high, commands are ignored but operations continue.
/RAS, /CAS, /WE	Input	Command Inputs.
		The combination of these signals defines the command being entered.
		For details, refer to the Command Table in Command Functions. The symbol
		names (/RAS, /CAS, /WE) do not refer to the functional meanings used for
		conventional DRAM.
DQM	Input	For x4, x8 devices
For x8,x4 devices		DQM controls I/O buffers.
UDQM LDQM		For x16 device
For x16 device		UDQM and LDQM control upper byte and lower byte I/O buffers, respectively.
		In read mode
		DQM controls the output buffers like a conventional /OE pin.
		DQM high and DQM low turn the output buffers off and on, respectively.
		The DQM latency for the read is two clocks.
		In write mode
		DQM controls the word mask. Input data is written to the memory cell if DQM is
		low but not if DQM is high.
		The DQM latency for the write is zero.
DQ0 - DQ3	Input/Output	DQ pins have the same function as I/O pins on a Standard Synchronous DRAM.
DQ0 - DQ7		DQ0 - DQ3 (for x 4 device)
DQ0 - DQ15		DQ0 - DQ7 (for x 8 device)
		DQ0 - DQ15 (for x 16 device)
NC	_	No connect. Leave these pins unconnected.
Vcc	(Power supply)	Vcc and Vss are power supply pins for internal circuits.
Vss		
VccQ	(Power supply)	VccQ and VssQ are power supply pins for the output buffers.
VssQ		



(2/3)

Pin name	Input/Output	Function
A0 - A13	Input	Address specification. These pins provide memory source and target addresses (bank, row, column, etc.), and channel addresses.
		Row Address
		Row Address is determined by A0 - A12 at the CLK (clock) rising edge in the active
		command cycle. It does not depend on the bit organization.
		Column Address
		Column Address is determined by A0 - A7 at the CLK rising edge in the read or write
		command cycle. It depends on the bit organization.
		: A0 - A7 for x4 device
		: A0 - A6 for x8 device
		: A0 - A5 for x16 device.
		Bank Address(A13)
		A13 is the bank select signal.
		In command cycle, A13 low select bank A, and A13 high select bank B.

(3/3)

Pin name	Input/Output						Function	(3/3)			
A0 - A13	Input	Channel Add	ress(<i>F</i>	\8, A	9, A1	1, A12					
		A8, A9, A11, A	_								
							tions, channel is determined by A8, A9, A11 and A	12.			
		Channel number		A11	A9	A8					
		0	0	0	0	0					
		2	0	0	1	0					
		3	0	0	1	1					
		5	0	<u>1</u> 1	0	1					
		6	0	1	1	0					
		7 8	0	0	0	0					
		9	1	0	0	1					
		10	1	0	1	1					
		12	1	1	0	0					
		13	1	1	0	1					
		14 15	1	1	1	1					
		In set register of	peratio	n, cha	nnel i	s deter	mined by A9, A10, A11 and A12.				
		Channel number	er A1	2 A	.11	A10	А9				
		0	0		0	0	0				
		1	0		0	0	1				
		3	0		0	1	0 1				
		4	0		1	0	0				
		5	0		1	0	1				
		6	0		1	1	0				
		8	1	_	0	0	1 0				
		9	1		0	0	1				
		10	1		0	1	0				
		11	1		0	1	1				
		12	1	_	1	0	0 1				
		14	1	_	1	1	0				
		15	1		1	1	1				
		Segment Add									
		A0, A1, A10, A									
							umn address in channel is determined by A0, A	1.			
		In prefetch read	d opera	ation,	segm	ent is	determined by A10, A13.				
		Auto prechar	ge Ad	dres	s(A10	0)					
		A10 defines th	e pred	charg	e mo	de.					
		In the prechar	ge cor	nmar	nd cyc	cle					
		High level: A	ll bank	s are	prec	harge	d.				
		Low level: Or	nly the	bank	sele	cted b	y A13 is precharged.				
		In the prefetch	or res	store	comr	nand c	cycle				
		High level: Auto precharge									
		Low level: W	ithout	auto	prech	arge					




2. Truth Table

2.1 Command Execution

All commands are executed with the signal combination at the rising edge of the clock (CLK), /CS (Chip Select) must be low at the command input cycle. CKE (Clock Enable) must be high at one clock before the command input cycle as shown in below. The state of the /RAS, /CAS, and /WE signals specifies the command function to be executed. Some commands have the same signal combination for /RAS, /CAS, and /WE and are distinguished by some of address Input signals. When /CS becomes high, operations continue as specified in the command, but further commands (signal states that would specify a command) are not registered until /CS becomes low.

This state is Device deselect.





★ 2.2 Command Truth Table

Function	Symbol	/CS	/RAS	/CAS	/WE	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Device deselect	DESL	Н	Х	Х	х	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	х
No operation	NOP	L	Н	Н	Н	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	х
Prefetch without auto precharge	PFC	L	Н	Н	L	ВА	Cha.	Cha.	L	Cha.	Cha.	L	L	L	Х	Х	Х	Seg.	Seg.
Pair prefetch	PPF	L	Н	Н	L	ВА	Cha.	Cha.	L	Cha.	Cha.	L	Н	Х	Х	Х	Х	Seg.	Seg.
Prefetch with auto precharge	PFCA	L	Н	Н	L	ВА	Cha.	Cha.	Н	Cha.	Cha.	L	L	L	Х	Х	Х	Seg.	Seg.
Pair prefetch with auto precharge	PPFA	L	Н	Н	L	ВА	Cha.	Cha.	Н	Cha.	Cha.	L	Н	х	х	х	х	Seg.	Seg.
Restore without auto precharge	RST	L	Н	Н	L	ВА	Cha.	Cha.	L	Cha.	Cha.	Н	Х	х	х	х	х	Seg.	Seg.
Restore with auto precharge	RSTA	L	Н	Н	L	ВА	Cha.	Cha.	Н	Cha.	Cha.	Н	х	х	х	х	х	Seg.	Seg.
Channel read	READ	L	Н	L	Н	х	Cha.	Cha.	х	Cha.	Cha.	Col.							
Channel write	WRIT	L	Н	L	L	L	Cha.	Cha.	х	Cha.	Cha.	Col.							
Bank activate	ACT	L	L	Н	Н	ВА	Row												
Prefetch read with auto precharge	PFR	L	L	Н	L	Seg.	Cha.	Cha.	Seg.	Cha.	Cha.	Col.							
Precharge selected bank	PRE	L	L	L	L	ВА	х	Х	L	х	х	х	х	L	х	Х	х	Х	х
Precharge all banks	PALL	L	L	L	L	х	Х	Х	Н	Х	Х	Х	Х	L	Х	Х	Х	Х	х
Set register operation	SCLR	L	L	L	L	L	L	L	L	L	L	L	L	Н	PRL	RL	RL	RL	WT
	SCCR	L	L	L	L	Cha.	Cha.	Cha.	Cha.	Cha.	L	L	Н	Н	х	х	BL	BL	BL

Remark Abbreviations in the table mean as follows.

H : High level	L : Low level	X : High or Low level (Don' t care)
Row: Row address	Col. : Column address	BA : Bank Address
Cha. : Channel address	Seg. : Segment address	
BL : Burst length	RL: Read Latency	PRL : Prefetch Read Latency
WT: Wrap Type		



2.3 CKE Truth Table

Current state	Function	Symbol	CK	CKE		/RAS	/CAS	/WE	Address
			n–1	n					
Activating	Clock suspend mode entry	_	Н	L	Х	Х	х	Х	Х
Any	Clock suspend		L	L	х	Х	х	Х	Х
Clock suspend	Clock suspend mode exit		L	Н	х	Х	х	Х	Х
Idle	Auto refresh command	REF	Н	Н	L	L	L	Н	X
Idle	Self refresh entry	SELF	Н	L	L	L	L	Н	Х
Self refresh	Self refresh exit	_	<u>L</u>	Н	L	Н	Н	Н	Х
			L	Н	Н	Х	х	Х	Х
Idle	Power down entry		Н	L	Х	Х	х	Х	Х
Power down	Power down exit	_	L	Н	<u>H</u>	Х	Х	Х	Х
-					L	Н	Н	Н	х

Remark H: High level, L: Low level, x: High or Low level (Don' t care)




3. Commands

Device deselect (DESL)


/CS	/RAS	/CAS	/WE	A13	A12	A11	A10	A9	A8	<i>A7</i>	A6	A5	A4	<i>A3</i>	A2	A1	A0	
High	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x	

Remark x: High or Low level (Don' t care)

The device is deselected state by this command.




No operation (NOP)



Remark x: High or Low level (Don't care)

This command is not a execution command. No operations begin or terminate by this command.





Prefetch without auto precharge (PFC)


/CS /RAS /CAS /WE A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

Low High High Low BA Cha. Cha. Low Cha. Cha. Low Low Low x x x Seg. Seg.

Remark BA: Bank address, Cha.: Channel address, x: High or Low level (Don't care), Seg.: Segment address

This command needs to follow Bank activate (ACT) command. This command fetches data from a segment of the activated row in a bank to a channel buffer which is chosen by channel address. The Segment and Bank fields specify the source segment and bank. In addition, the Channel Address field specifies the destination channel. A10 specify the optional precharge operation. In case of A10: low, without auto precharge operation occurs. In case of A10: high, with auto precharge operation occurs after data fetch operation. (Please refer to **PFCA** command.) (Bank precharge is necessary after data fetch.)

This fetched command can be issued continuously without any precharge operation. For instance, when the first operation has been done from one of segment on activated row area to one of channel, if the second prefetch operation is required from same activated row, but different channel, the second prefetch command can be issued without any precharge operation. tppd (PFC to PFC/PFCA command period) is required between first and second prefetch command. When the new row address area need to be activated on same bank, bank precharge is necessary after this PFC command. tppl (PFC to PRE command period) is required between PFC and PRE. Fetched data into the channel buffer remains available for Channel Read and Channel Write operations.



Pair prefetch without auto precharge (PPF)

/CS /RAS /CAS /WE A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

Low High High Low BA Cha. Cha. Low Cha. Cha. Low High x x x x Seg. Seg.

Remark BA: Bank address, Cha.: Channel address, x: High or Low level (Don't care), Seg.: Segment address


This command needs to follow Bank activate (ACT) command. This command fetches data from a couple of segments of the activated row in a bank to a couple of channels which are chosen by channel address. (Please refer to **Pair Prefetch Operation**.) The Segment and Bank fields specify the source segment and bank. In addition, the Channel Address field specifies the destination channel.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs.

In case of A10: high, with auto precharge operation occurs after data fetch operation.

(Please refer to PPFA command.)



Prefetch with auto precharge (PFCA)

/CS /RAS /CAS /WE A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

Low High High Low BA Cha. Cha. High Cha. Cha. Low Low Low x x x Seg. Seg.

Remark BA: Bank address, Cha.: Channel address, x: High or Low level (Don' t care), Seg.: Segment address

This command needs to follow Bank activate (ACT) command. This command fetches data from a segment of the activated row in a bank to a channel buffer, and precharge operation is performed automatically, which closes the activated row after data fetch operation.

The Segment and Bank fields specify the source segment and bank.


In addition, the Channel Address field specifies the destination channel.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs. (Please refer to PFC command.)

In case of A10: high, with auto precharge operation occurs after data fetch operation.

Fetched data into the channel buffer remains available for Channel Read and Channel Write operations.



Pair prefetch with auto precharge (PPFA)

/CS /RAS /CAS /WE A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0


Low High High Low BA Cha. Cha. High Cha. Cha. Low High x x x Seg. Seg.

Remark BA: Bank address, Cha.: Channel address, x: High or Low level (Don' t care), Seg.: Segment address

This command needs to follow Bank activate (ACT) command. This command fetches data from a couple of segments of the activated row in a bank to a couple of channels which are chosen by channel address. Precharge operation is performed automatically, which closes the activated row after data fetch operation. (Please refer to **Pair Prefetch Operation**.) The Segment and Bank fields specify the source segment and bank. In addition, the Channel Address field specifies the destination channel.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs. (Please refer to **PPF** command.) In case of A10: high, with auto precharge operation occurs after data fetch operation.





Restore without auto precharge (RST)

/CS	/RAS	/CAS	/WE	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	<i>A3</i>	A2	A1	A0
Low	∐iah	∐iah	Low	DΛ	Cha	Cha	Low	Cha	Cha	∐iah	v	v	v	v	v	200	Sog

Remark BA: Bank address, Cha.: Channel address, x: High or Low level (Don' t care), Seg.: Segment address

This command transfers data from a channel buffer to a segment of a row which is going to be activated by following ACT command.

The command Bank Address field specifies the destination bank.


The Channel Address fields specify the source channel.

The Segment number field specifies the destination segment.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs. (Please refer to RSTA command.)

In case of A10: high, with auto precharge operation occurs after data fetch operation.



Restore with auto precharge (RSTA)

Remark BA: Bank address, Cha.: Channel address, x: High or Low level (Don' t care), Seg.: Segment address

This command transfers data from a channel buffer to a segment of a row which is going to be activated by following ACT command.

In addition, precharge operation is performed automatically which closes the active row after data restore operation.

The command Bank Address field specifies the destination bank.


The Channel Address fields specify the source channel.

The Segment number field specifies the destination segment.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs. (Please refer to RSTA command.)

In case of A10: high, with auto precharge operation occurs after data fetch operation.






Channel read (READ)

Remark x: High or Low level (Don' t care), Cha.: Channel address, Col.: Column address

Channel Read (READ) reads data words from a channel buffer onto the data bus (DQ). The Channel Address field specifies the source channel. The Column Address field specifies the starting location of the data word in the buffer (Data words may be 4, 8, or 16 bits.). The burst-length field in the channel control register for the channel specifies the number of data words to complete the read operation.




Channel write (WRIT)

Remark x: High or Low level (Don' t care), Cha.: Channel address, Col.: Column address

Channel Write(WRIT) writes data from the data bus (DQ) into a channel buffer. The Channel Address field specifies the destination channel. The Column Address field specifies the starting location of the data word in the buffer (Data words may be 4, 8 or 16 bits.).

The burst-length field in the channel control register for the channel specifies the number of data words to complete the write operation.






Bank activate (ACT)

Remark BA: Bank address, Row: Row address

Activation causes row contents to be placed into the bank's sense amplifier. The command Bank Address and Row Address fields specify bank and row. This device has two banks, each with 8,192 rows. This command activates the bank selected by bank address(A13) and a row address selected by A0 through A12. The row remains active for access until a Precharge command is issued to the bank. A Precharge command must be issued before another row can be activated in that bank. Each bank can have one row active. This command corresponds to a conventional DRAM's /RAS falling.



Prefetch read with auto precharge (PFR)


Remark Seg.: Segment address, Cha.: Channel address, Col.: Column address

This command needs to follow Bank activate (ACT) command. This command fetches data from a segment of the activated row in a bank to a channel buffer, and reads data words from a channel buffer onto the data bus (DQ).


In addition, precharge operation is performed automatically, which closes the activated row after data fetch operation.

The Segment fields specify the source segment. In addition, the Channel Address field specifies the destination channel.

The Column Address field specifies the starting location of the data word in the buffer (Data words may be 4, 8, or 16 bits.). The burst-length field in the channel control register for the channel specifies the number of data words to complete the read operation.



Precharge selected bank (PRE)




Remark BA: Bank address, x: High or Low level (Don't care)

This command closes (deactivates) an activated row in a bank, in order to prepare the bank for an Activate or Restore command to activate a new row. After precharging, a bank is in the Idle state.


The Bank field specifies the bank to precharge and A10 Low specifies the command.

After this command, tre (precharge to activate command period) must be satisfied for next activate command to precharging bank.

This command corresponds to a conventional DRAM's /RAS rising.




Precharge all banks (PALL)




Remark x: High or Low level (Don't care)

The signal combination is Reserved (with command modifier A10 High). The PALL command is typically used during auto refresh operation and initialization. Replace with Precharge commands for each bank.



Set Channel Latency Register (SCLR)




Remark PRL: Prefetch Read Latency, RL: Read Latency, WT: Wrap Type

This command sets the Read Latency value which specifies read delay time in channel read operation.


In addition, this command sets the Wrap type which specifies the order(Sequential or Interleave) in which the burst data will be addressed.

Moreover, this command sets the Read Latency value which specifies read delay time in prefetch read operation.

The commands can only be executed with all memory banks idle and no burst operations in progress.



★ Set Channel Control Register (SCCR)




Remark Cha.: Channel address, BL: Burst Length, x: High or Low level (Don' t care)

This command sets Burst Length in channel address.

Burst Length for the 0-15 channels is the same.

This command is executed during Initialization.


The commands can only be executed with all memory banks idle and no burst operations in progress.



Auto Refresh (REF)

CKE	/CS	/RAS	/CAS	/WE	Address
 n–1 n					
High High	Low	Low	Low	High	High or Low level (Don' t care)

This command is a request to begin the auto refresh operation. The refresh address is generated internally. Before executing auto refresh, all banks must be in the idle state. After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command. During the period (from refresh command to refresh or activate command), the VC SDRAM cannot accept any other command.




Self Refresh (SELF)


CKE	/CS	/RAS	/CAS	/WE	Address
 n–1 n					
High Low	Low	Low	Low	High	High or Low level (Don' t care)

After the command execution, self refresh operation continues while CKE remains low. During self refresh mode, the internal refresh controller takes care of refresh interval and refresh operation. There is no need for external control. Before executing self refresh, both banks must be in the idle state.

During self refresh mode, both background and foreground operation can not be executed.



4. Simplified State Diagram






5. Prefetch Read Operation (Optional)

This operation fetches data from a segment of the activated row in a bank to a channel buffer, and reads data words from a channel buffer onto the data bus (DQ). In addition, precharge operation is performed automatically, which closes the activated row after data fetch operation.

When Read latency of SCLR (Set Channel Latency Register) is set up 1, this operation can not be used.






6. Write Operation and Restore Operation


Write command proceeds write operation to the channel. When the system needs to refill the channel with new data, restore operation may be necessary. The restore operation needs both restore command and active command. Restore command must be first command. Restore operation is also fully associative operation.

The data in the channel can be transferred to anywhere on memory core array. Another write and read operation to another channel can proceed during this restore operation.

The another background operation is illegal while tRAD (RST/RSTA to ACT(R) command delay time).

In addition, the foreground operation to the same channel set by RST command is illegal too.








7. Pair Prefetch Operation


Pair prefetch operation fetches data from a couple of segments to a couple of channels at one operations. In this operation, four segments are devided to two segment pairs and sixteen channels are devided to eight channels pairs.


Each pair of segments and channels consists of odd address and even address. In addition, prefetch operation is from even segment to even channel and from odd segment to odd channel. If the even segment is selected at command input, the first prefetch operation starts from even segment to even channel. Moreover, if the odd segment is selected at command input, the first prefetch operation starts from odd segment to odd channel.


The Segment and bank fields specify the source segment and bank. In addition, the Channel Address field specifies the destination channel.

Prefetch to even channel from even segment. Prefetch to odd channel from odd segment.













8. Set Register Operation


JEDEC standard test set (Refresh counter test)




Use in future




Vender specification




Mode register set



9. Set Channel Latency Register (SCLR)







Prefetch read latency

When Read latency is set up 1, Prefetch read latency (A4) is don't care.

A4	Prefetch read latency
0	Reserved
1	4

★ 10. Set Channel Control Register (SCCR)







11. Burst Length and Sequence

[Burst of Two]

Starting Address	Addressing Sequence	Addressing Sequence
(column address A0)	Sequential	Interleave
(binary)	(decimal)	(decimal)
0	0, 1	0, 1
1	1, 0	1, 0

[Burst of Four]

Starting Address	Addressing Sequence	Addressing Sequence
(column address A1,A0)	Sequential	Interleave
(binary)	(decimal)	(decimal)
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0

[Burst of Eight]

[======================================		
Starting Address	Addressing Sequence	Addressing Sequence
(column address A2-A0)	Sequential	Interleave
(binary)	(decimal)	(decimal)
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0



[Burst of Sixteen]

Addressing Sequence	Addressing Sequence
Sequential	Interleave
(decimal)	(decimal)
0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15	0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,0	1,0,3,2,5,4,7,6,9,8,11,10,13,12,15,14
2,3,4,5,6,7,8,9,10,11,12,13,14,15,0,1	2,3,0,1,6,7,4,5,10,11,8,9,14,15,12,13
3,4,5,6,7,8,9,10,11,12,13,14,15,0,1,2	3,2,1,0,7,6,5,4,11,10,9,8,15,14,13,12
4,5,6,7,8,9,10,11,12,13,14,15,0,1,2,3	4,5,6,7,0,1,2,3,12,13,14,15,8,9,10,11
5,6,7,8,9,10,11,12,13,14,15,0,1,2,3,4	5,4,7,6,1,0,3,2,13,12,15,14,9,8,11,10
6,7,8,9,10,11,12,13,14,15,0,1,2,3,4,5	6,7,4,5,2,3,0,1,14,15,12,13,10,11,8,9
7,8,9,10,11,12,13,14,15,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0,15,14,13,12,11,10,9,8
8,9,10,11,12,13,14,15,0,1,2,3,4,5,6,7	8,9,10,11,12,13,14,15,0,1,2,3,4,5,6,7
9,10,11,12,13,14,15,0,1,2,3,4,5,6,7,8	9,8,11,10,13,12,15,14,1,0,3,2,5,4,7,6
10,11,12,13,14,15,0,1,2,3,4,5,6,7,8,9	10,11,8,9,14,15,12,13,2,3,0,1,6,7,4,5
11,12,13,14,15,0,1,2,3,4,5,6,7,8,9,10	11,10,9,8,15,14,13,12,3,2,1,0,7,6,5,4
12,13,14,15,0,1,2,3,4,5,6,7,8,9,10,11	12,13,14,15,8,9,10,11,4,5,6,7,0,1,2,3
13,14,15,0,1,2,3,4,5,6,7,8,9,10,11,12	13,12,15,14,9,8,11,10,5,4,7,6,1,0,3,2
14,15,0,1,2,3,4,5,6,7,8,9,10,11,12,13	14,15,12,13,10,11,8,9,6,7,4,5,2,3,0,1
15,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14	15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0
	Sequential (decimal) 0.1,2,3,4,5,6,7,8,9,10,11,12,13,14,15 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,0,1 2,3,4,5,6,7,8,9,10,11,12,13,14,15,0,1,2 4,5,6,7,8,9,10,11,12,13,14,15,0,1,2,3 5,6,7,8,9,10,11,12,13,14,15,0,1,2,3,4 6,7,8,9,10,11,12,13,14,15,0,1,2,3,4 6,7,8,9,10,11,12,13,14,15,0,1,2,3,4,5 7,8,9,10,11,12,13,14,15,0,1,2,3,4,5,6,7 9,10,11,12,13,14,15,0,1,2,3,4,5,6,7 9,10,11,12,13,14,15,0,1,2,3,4,5,6,7,8 10,11,12,13,14,15,0,1,2,3,4,5,6,7,8,9 11,12,13,14,15,0,1,2,3,4,5,6,7,8,9,10 12,13,14,15,0,1,2,3,4,5,6,7,8,9,10,11 13,14,15,0,1,2,3,4,5,6,7,8,9,10,11,12 14,15,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,0,1,2,3,4,5,6,7,8,9,10,11,12



12. Initialization

The VC SDRAM is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, when power is applied, a 100 μ s or longer pause must precede any signal toggling.
- (2) After the pause, both banks must be precharged using the Precharge command (The Precharge all banks command is convenient).
- (3) Once the precharge is completed and the minimum trp is satisfied, the mode register can be programmed.

 After the mode register set cycle, trsc (2 CLK minimum) pause must be satisfied as well.
- (4) Two or more auto refresh must be performed.
- Remarks 1. The sequence of Mode register programming and Refresh above may be transposed.
 - 2. CKE and DQM must be held high until the Precharge command is issued to ensure data-bus Hi-Z.



13. Electrical Specifications

- All voltages are referenced to Vss (GND).
- After power up, wait more than 100 μ s and then, execute **Power on sequence and Auto Refresh** before proper device operation is achieved.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	Vcc, VccQ		-0.5 to +4.6	V
Voltage on input pin relative to GND	VT		-0.5 to +4.6	V
Short circuit output current	lo		50	mA
Power dissipation	Pp		1	W
Operating ambient temperature	TA		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc, VccQ		3.0	3.3	3.6	٧
High level input voltage	ViH		2.0		Vcc + 0.3 Note1	V
Low level input voltage	VIL		-0.3 Note2		0.8	٧
Operating ambient temperature	TA		0		70	°C

Notes 1. VIH (MAX.) = VCC + 1.5 V (Pulse width \leq 5 ns)

2. $V_{IL (MIN.)} = -1.5 \text{ V (Pulse width } \le 5 \text{ ns)}$

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Сі	A0 - A13,CLK, CKE, /CS,	2.5		4	pF
		/RAS, /CAS, /WE,				
		DQM, UDQM, LDQM				
Data input/output capacitance	CI/O	DQ	4		6.5	pF



DC Characteristics 1 (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	Grade	N	laximur	n.	Unit	Notes
				x4	x8	x16		
Operating current	Icc ₁ P	$t_{RC} \ge t_{RC(MIN.)}$	-A70	90	90	90	mA	1
(Prefetch mode at one		Prefetch is executed one time during trc.	-A75	85	85	85		
bank active)			-A10	80	80	80		
			-A15	70	70	70		
Operating current	Icc ₁ R	trc≥trc(min.)	-A70	90	90	90	mA	1
(Restore mode at one			-A75	85	85	85		
bank active)			-A10	80	80	80		
			-A15	70	70	70		
Precharge standby current	Icc ₂ P	CKE ≤ VIL(MAX.), tck = 15 ns		1	1	1	mA	
in power down mode	Icc2PS	CKE ≤ VIL(MAX.), tck = ∞		0.5	0.5	0.5		
Precharge standby current	Icc2N	CKE ≥ ViH(MIN.), tck = 15 ns		25	25	25	mA	
in non power down mode		/CS≥Vih(Min.),						
		Input signals are changed one time during 30 ns.						
	Icc2NS	, ,,,		8	8	8		
A		Input signals are stable.					•	
Active standby current in	ІссзР	CKE ≤ VIL(MAX.), tcK = 15 ns		5	5	5	mA	
power down mode	Icc3PS	CKE ≤ VIL(MAX.), tCK = ∞		4	4	4		
Active standby current in	ІссзN	$CKE \ge V_{IH(MIN.)}$, $tcK = 15 \text{ ns}$		25	25	25	mA	
non power down mode		/CS≥V _{IH(MIN.)} Input signals are changed one time during 30 ns.						
	Icc3NS	·	•	10	10	10		
		Input signals are stable.						
Operating current	Icc4	tck≥tck(MIN.),	-A70	60	70	100	mA	2
(Burst mode)		lo = 0 mA,	-A75	60	65	95		
		Background: precharge standby	-A10	45	50	75		
			-A15	35	40	60		
Auto refresh current	Icc5	$t_{RC} \ge t_{RC(MIN.)}$	-A70	145	145	145	mA	3
			-A75	135	135	135		
			-A10	115	115	115		
			-A15	110	110	110		
Self refresh current	Icc6	CKE ≤ 0.2 V	-Axx	1	1	1	mA	
			-AxxL	0.5	0.5	0.5		

- Notes 1. Icc1 depends on cycle rates. In addition to this, Icc1 is measured on condition that addresses are changed only one time during tck(MIN.).
 - 2. Icc4 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, Icc4 is measured on condition that addresses are changed only one time during tck(MIN.).
 - 3. Iccs is measured on condition that addresses are changed only one time during tck(MIN.).

DC Characteristics 2 (Recommended Operating Conditions unless otherwise noted)


Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	Note
Input leakage current	I _{I(L)}	V _I = 0 to 3.6 V, All other pins not under test = 0 V	- 1.0	-	+ 1.0	μΑ	
Output leakage current	lo(L)	Dout is disabled, Vo = 0 to 3.6 V	- 1.5	_	+ 1.5	μΑ	
High level output voltage	Vон	lo = -4 mA	2.4	_	_	V	
Low level output voltage	Vol	lo = + 4 mA	ı	_	0.4	V	



AC Characteristics (Recommended Operating Conditions unless otherwise noted)

Test Conditions

- AC measurements assume $t_T = 1$ ns.
- Reference level for measuring timing of input signals is 1.4 V. Transition times are measured between V_{IH} and V_{IL}.
- If tr is longer than 1 ns, reference level for measuring timing of input signals is VIH(MIN.) and VIL(MAX.).
- An access time is measured at 1.4 V.






AC characteristics

Parameter	Symbol	-A	-A70 -A75		-A10		-A15		Unit	Note	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock cycle time	t cĸ	7	_	7.5	_	10	_	15	_	ns	
Access time from CLK	t AC	_	5.4	_	5.4	_	6	_	12	ns	1
CLK high level width	tсн	2.5	_	2.5	_	3	_	3	_	ns	
CLK low level width	tcL	2.5	_	2.5	_	3	_	3	_	ns	
Data-out hold time	tон	2.7	_	2.7	_	3	_	3	_	ns	1
Data-out low-impedance time	tız	0	_	0	_	0	_	0	-	ns	
Data-out high-impedance time	tHZ	2.5	5.5	2.5	5.5	3	6	3	6	ns	
Data-in setup time	tos	1.5	-	1.5	_	2	_	2	-	ns	
Data-in hold time	tон	0.8	_	8.0	_	1	_	1	_	ns	
Address, Command, DQM setup time	t s	1.5	_	1.5	_	2	_	2	_	ns	
Address, Command, DQM hold time	tн	0.8	_	8.0	_	1	_	1	_	ns	
CKE setup time	t cks	1.5	_	1.5	_	2	_	2	_	ns	
CKE hold time	t cкн	0.8	_	8.0	_	1	_	1	_	ns	
CKE setup time (Power down exit)	tcksp	1.5	_	1.5	_	2	_	2	_	ns	
Transition time	t⊤	0.8	30	0.8	30	1	30	1	30	ns	
Refresh time (4,096 refresh cycle)	tref	_	64	_	64	_	64	_	64	ms	
Mode register set cycle time	trsc	2	_	2	_	2	_	2	_	CLK	

★ Note1 Output load.





★ AC characteristics (Background to Background operation)

Parameter	Symbol	ol -A70		-Α	75	-A10		-A15		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SAME BANK OPERATION							•	•	•		•
ACT to ACT/REF Command period	trc	70	_	67.5	_	80	_	90	_	ns	
REF to REF/ ACT Command period	t RCF	70	_	67.5	_	90	-	90	-	ns	
ACT to PRE Command period	tras	49	120,000	52.5	120,000	60	120,000	60	120,000	ns	
PRE to ACT / REF Command period	trp	20	_	20	_	20	_	30	_	ns	
ACT to PFC/PFCA/PPF/PPFA Command delay time	tapd	15	-	15		20	-	30	-	ns	
ACT to PFR Command delay time (Prefetch Read Operation)	taprd	20	_	20	-	20	_	TBD	_	ns	Note
PFC to PRE Command delay time	t PPL	21	-	22.5	_	30	-	30	-	ns	
PFCA / PFR to ACT/REF Command delay time	t PAL	42	-	45	_	50	-	60	-	ns	
PPF to PRE Command delay time	t PPP	42	-	45	_	60	-	75	-	ns	
PPFA to ACT/REF Command delay time	t PPA	63	-	67.5	_	80	-	90	-	ns	
RST / RSTA to ACT(R) Note1 Command delay time	tRAD	7	28	7.5	30	10	40	10	60	ns	Note
SAME,OTHER BANK OPERATION											
ACT(R) Note1 to PFC/PFCA/PFR/PPF/PPFA Command delay time	tRPD	35	_	37.5	_	40	_	45	_	ns	
PFC to PFC / PFCA Command delay time	t PPD	21	-	22.5	_	30	-	30	-	ns	
PPF to PPF / PPFA Command delay time	t PPPD	42	-	45	-	60	-	75	-	ns	
OTHER BANK OPERATION											
ACT to ACT/ACT(R) or ACT(R) to Act Command delay time	trrd	14	_	15	_	20	_	30	_	ns	
ACT(R) to ACT(R) Command delay time	trrdr	28	-	30	-	40	-	45	-	ns	
PFC /PFCA to RST /RSTA Command delay time	t PRD	21	-	22.5	-	30	-	30	-	ns	
PPF /PPFA to RST /RSTA Command delay time	t PPRD	42	_	45	_	60	_	75	_	ns	

Notes 1 ACT(R) command is ACT command after RST command.

- 2 The another background operation and same channel foreground operation are illegal while trad period.
- 3 When Read latency of SCLR (Set Channel Latency Register) is set up 1, this operation can not used.



AC characteristics (Foreground to Foreground operation)

Parameter	Symbol	-A70		-A75		-A10		-A15		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
READ/WRITE to READ/WRITE	tccd	7	_	7.5	_	10	_	15	-	ns	
Command delay time											


AC characteristics (Background to Foreground operation) (after same channel Prefetch/Restore)

Parameter	Symbol	-A70		-A75		-A10		-A15		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
PFC/PFCA/PPF/PPFA to READ/WRITE Command delay time	tpcd	14	-	15	_	20	_	30	-	ns	
PPF/PPFA to READ/WRITE Command delay time (2nd prefetch channel read write)	t ppcd	35	-	37.5	_	50	_	75	-	ns	
ACT(R) to READ/WRITE Command delay time	trcd	28	-	30	_	40	_	45	_	ns	Note1


 $\textbf{Note1} \quad \mathsf{ACT}(\mathsf{R}) \text{ command is ACT command after RST command.}$

53


★ Power on Sequence and Auto Refresh



/CS Function (Only /CS signal needs to be issued at minimum rate)




Clock Suspension during Burst Read (using CKE Function)






Clock Suspension during Burst Write (using CKE Function)




Power Down Mode




Active standby Precharge standby


Set Register Operation




Read Operation




Write Operation




DQM Operation in READ




DQM Operation in WRITE



Read to Read Operation




Write to Write Operation







Read to Write Operation




Write to Read Operation



Prefetch to Read Operation without Auto Precharge (Same Channel Read)




Prefetch to Read Operation without Auto Precharge (Other Channel Read)







Prefetch to Write Operation without Auto Precharge (Same Channel Write)



Prefetch to Write Operation without Auto Precharge (Other Channel Write)




Read to Prefetch to Read Operation without Auto Precharge (Same Channel Prefetch)






Read to Prefetch to Write Operation without Auto Precharge (Same Channel Prefetch)




Write to Prefetch to Write Operation without Auto Precharge (Same Channel Prefetch)






Write to Prefetch to Read Operation without Auto Precharge (Same Channel Prefetch)




Restore to Read Operation without Auto Precharge (Same Channel Read)






Restore to Read Operation without Auto Precharge (Other Channel Read)




Restore to Write Operation without Auto Precharge (Same Channel Write)






Restore to Write Operation without Auto Precharge (Other Channel Write)




Read to Restore to Read Operation without Auto Precharge (Same Channel Restore)






Read to Restore to Write Operation without Auto Precharge (Same Channel Restore)




Write to Restore to Write Operation without Auto Precharge (Same Channel Restore)






Write to Restore to Read Operation without Auto Precharge (Same Channel Restore)






Prefetch to Prefetch Operation without Auto Precharge






Prefetch to Restore Operation without Auto Precharge (Other Bank Restore)




Prefetch Operation with Auto Precharge






Restore to Prefetch Operation without Auto precharge






Restore Operation with Auto Precharge






Read to Prefetch Read with Auto Precharge Operation






Write to Prefetch Read with Auto Precharge Operation






Pair Prefetch Operation






Pair Prefetch Operation with Auto Precharge






Pair Prefetch to Pair Prefetch Operation




Read to Pair Prefetch to Write Operation (Same Channel Prefetch)






Auto Refresh Operation




Self Refresh Operation (Entry and Exit)





14. Package Drawing


54PIN PLASTIC TSOP (II) (400mil)



detail of lead end







NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	22.62 MAX.	0.891 MAX.
В	0.91 MAX.	0.036 MAX.
С	0.80 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	0.013±0.003
Е	0.10±0.05	0.004±0.002
F	1.20 MAX.	0.048 MAX.
G	1.00	0.039
Н	11.76±0.20	0.463±0.008
I	10.16±0.10	0.400±0.004
J	0.80±0.20	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006±0.001
L	0.50±0.10	0.020+0.004
М	0.13	0.005
N	0.10	0.004
Р	3°+7° -3°	3°+7° -3°

S54G5-80-9JF



15. Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of the μ PD4565xxx.

Type of Surface Mount Device

 μ PD4565421G5 : 54-pin Plastic TSOP (II) (400 mil) μ PD4565821G5 : 54-pin Plastic TSOP (II) (400 mil) μ PD4565161G5 : 54-pin Plastic TSOP (II) (400 mil)



16. Revision History

(1/2)

Edition /	Page		Description		
Date	This edition	Previous edition	Type of revision	Location	
10th edition /	Throughout	Throughout	Modification	Clock frequency (-A75)	
Feb. '99	p.1	p.1	Modification	Tittle	
	p.3, 4	p.3, 4	Addition	Note (D : Double Data Rate)	
			Deletion	Note (128 : 128M bits Standard SDRAM)	
	p.4	p.4	Deletion	X32	
			Modification	Word and Number of Channel, Number of Banks and interface	
	p.5	p.5	Deletion	μPD4565422	
	p.6	p.6	Deletion	μPD4565822	
	p.7	p.7	Deletion	μPD4565162	
	p.17	p.17	Addition	WT : Wrap Type	
	p.41	p.41	Addition	tapd, taped (Timing Chart)	
	p.52	p.52	Addition	Note 1, Note 2 (Recommended Operating Conditions)	
	p.55	p.55	Modification	tck2 (Symbol)	
				tac2 (Symbol, -A70 (MAX.), -A75 (MAX.))	
				toH2 (Symbol, -A70 (MIN.), -A75 (MIN.))	
				tos, toн, ts, tн, tскs, tскн, tскsp, tт (-A70 (MIN.), -A75 (MIN.))	
	p.56	p.56	Modification	trc, trcf (-A75 (MIN.))	
				t _{RCPD} (-A75 (MIN.), -A10 (MIN.))	
				tapd (Parameter)	
				taprd (Parameter, -A15 (MIN.), Note)	
	p.87	p.87	Modification	Timing Chart (Read to Prefetch Read with Auto Precharge Operation)	
				Timing Chart (Write to Prefetch Read with Auto Precharge Operation)	
				16. Recommended Soldering Conditions	
11th edition /	p.1	p.1	Deletion	Features : One channel for write buffer (Dummy Channel)	
Jun. '99	p.2	p.2		Note (A75L, A10L, A15L)	
	p.15	p.15		A13 , Channel number 16	
	p.17	p.17	Deletion	PDF, WRD, WRDA	
	p.18	p.18	Modification	Power down exit	
	-	p.23	Deletion	Prefetch to dummy without auto precharge (PFD)	
	-	p.30		Dummy channel write without auto restore (WRD)	
	-	p.31		Dummy channel write with auto restore (WRDA)	
	p.34	p.37	Modification	Set Channel Control Register (SCCR)	
	p.37	p.40		Simplified State Diagram	
	-	p.43	Deletion	Dummy Channel	



(2/2)

Edition /	Page		Description		
Date	This edition	Previous edition	Type of revision	Location	
11th edition /	p.44	p.48	Modification	Set Channel Control Register (SCCR)	
Feb. '99	p.49	p.53		Icce (-AxxL)	
	p.51	p.55		Note1	
	p.52	p.56	Deletion	tropd, tdal	
			Modification	tapd, trpd	
	p.53	p.57	Modification	tpcp	
	p.54	p.58		Power on Sequence and Auto Refresh	
	-	p.89	Deletion	Prefetch to Dummy and Write to Dummy with Auto Restore Operation	
	-	p.90		Prefetch to Dummy and Write to Dummy with Auto Restore Operation	
	-	p.91		Prefetch to Dummy, Write to Dummy and write to Dummy with Auto Restore Operation	



NOTES FOR CMOS DEVICES —

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these circuits,
 software, and information in the design of the customer's equipment shall be done under the full responsibility
 of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
 parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8