


## 2.5V 1M x 18 pipelined burst synchronous SRAM

#### **Features**

- Organization: 1,048,576 x18 bits
- Fast clock speeds to 250MHz in LVTTL/LVCMOS
- Fast clock to data access: 2.6/2.8/3/3.4 ns
   Fast OE access time: 2.6/2.8/3/3.4 ns
- Fully synchronous register-to-register operation
- Single register flow-through mode
- Single-cycle deselect

- Asynchronous output enable control
- Available 100-pin TQFP and 165-ball BGA packages
- Byte write enables
- Multiple chip enables for easy expansion
- 2.5V core power supply
- NTD<sup>TM</sup> pipelined architecture available (AS7C251MNTD18A, AS7C25512NTD32A/ AS7C25512NTD36A)

## Logic block diagram




## **Selection guide**

	-250	-225	-200	-166	Units
Minimum cycle time	4	4.4	5	6	ns
Maximum clock frequency	250	225	200	166	MHz
Maximum pipelined clock access time	2.6	2.8	3.0	3.4	ns
Maximum operating current	425	400	370	340	mA
Maximum standby current	110	110	110	90	mA
Maximum CMOS standby current (DC)	70	70	70	70	mA



## Pin and ball designations

## Pin configuration for 100-pin TQFP



## Ball assignments for 165-ball BGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	A	CEO	BWb	NC	CE2	BWE	ADSC	ADV	A	A
В	NC	A	CE1	NC	BWa	CLK	GWE	ŌĒ	ADSP	A	NC
С	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	DQPa
D	NC	DQb	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	DQa
E	NC	DQb	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	DQa
F	NC	DQb	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	DQa
G	NC	DQb	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	DQa
Н	FT	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ
J	DQb	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQa	NC
K	DQb	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQa	NC
L	DQb	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQa	NC
M	DQb	NC	VDDQ	VDD	VSS	VSS	NC	VDD	VDDQ	DQa	NC
N	DQPb	NC	VDDQ	VSS	NC	A	VSS	VSS	VDDQ	NC	NC
P	NC	NC	A	A	TDI	A1 <sup>1</sup>	TDO	A	A	A	A
R	LBO	NC	A	A	TMS	A0 <sup>1</sup>	TCK	A	A	A	A

<sup>1</sup> A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.



## **Functional description**

The AS7C251MPFS18A is a high-performance CMOS 16-Mbit synchronous Static Random Access Memory (SRAM) device organized as 1,048,576 words X 18 bits and incorporates a two-stage register-register pipeline for highest frequency on any given technology.

Fast cycle times of 4/4.4/5/6 ns with clock access times (t<sub>CD</sub>) of 2.6/2.8/3/3.4 ns enable 250, 225, 200, and 166 MHz bus frequencies. Three chip enable ( $\overline{\text{CE}}$ ) inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe ( $\overline{\text{ADSP}}$ ), or the processor address strobe ( $\overline{\text{ADSP}}$ ). The burst advance pin ( $\overline{\text{ADV}}$ ) allows subsequent internally generated burst addresses.

Read cycles are initiated with  $\overline{ADSP}$  (regardless of  $\overline{WE}$  and  $\overline{ADSC}$ ) using the new external address clocked into the on-chip address register when  $\overline{ADSP}$  is sampled low, the chip enables are sampled active, and the output buffer is enabled with  $\overline{OE}$ . In a read operation, the data accessed by the current address registered in the address registers by the positive edge of CLK is carried to the data-out registers and driven on the output pins on the next positive edge of CLK.  $\overline{ADV}$  is ignored on the clock edge that samples  $\overline{ADSP}$  asserted, but it is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when  $\overline{ADV}$  is sampled low and both address strobes are high. Burst mode is selectable with the  $\overline{LBO}$  input. With  $\overline{LBO}$  unconnected or driven high, burst operations use an interleaved count sequence. With  $\overline{LBO}$  driven low, the device uses a linear count sequence.

Write cycles are performed by disabling the output buffers with  $\overline{OE}$  and asserting a write command. A global write enable  $\overline{GWE}$  writes all 18 bits regardless of the state of individual  $\overline{BW[a,b]}$  inputs. Alternately, when  $\overline{GWE}$  is high, one or more bytes may be written by asserting  $\overline{BWE}$  and the appropriate individual byte  $\overline{BWN}$  signals.

 $\overline{BWn}$  is ignored on the clock edge that samples  $\overline{ADSP}$  low, but it is sampled on all subsequent clock edges. Output buffers are disabled when  $\overline{BWn}$  is sampled low, regardless of  $\overline{OE}$ . Data is clocked into the data input register when  $\overline{BWn}$  is sampled low. Address is incremented internally to the next burst address if  $\overline{BWn}$  and  $\overline{ADV}$  are sampled low.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP follow.

- ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
- WE signals are sampled on the clock edge that samples ADSC low (and ADSP high).
- Master chip enable CEO blocks ADSP, but not ADSC.

The AS7C251MPFS18A family operates from a core 2.5V power supply. These devices are available in a 100-pin TQFP and 165-ball BGA.

### **TQFP** and **BGA** capacitance

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	$C_{IN}$	Address and control pins	$V_{IN} = 0V$	5	pF
I/O capacitance	$C_{I/O}$	I/O pins	$V_{IN} = V_{OUT}$	7	pF



# **Signal descriptions**

Signal	<b>I/O</b>	Properties	Description
CLK	I	CLOCK	Clock. All inputs except OE, FT, ZZ, and LBO are synchronous to this clock.
A0-A17	I	SYNC	Address. Sampled when all chip enables are active and when ADSC or ADSP are asserted.
DQ[a,b]	I/O	SYNC	Data. Driven as output when the chip is enabled and when $\overline{OE}$ is active.
CEO	I	SYNC	Master chip enable. Sampled on clock edges when $\overline{ADSP}$ or $\overline{ADSC}$ is active. When $\overline{CEO}$ is inactive, $\overline{ADSP}$ is blocked. Refer to the "Synchronous truth table" for more information.
CE1, CE2	I	SYNC	Synchronous chip enables. Active high and active low, respectively. Sampled on clock edges when ADSC is active or when CEO and ADSP are active.
ADSP	I	SYNC	Address strobe processor. Asserted low to load a new bus address or to enter standby mode.
ADSC	I	SYNC	Address strobe controller. Asserted low to load a new address or to enter standby mode.
ADV	I	SYNC	Advance. Asserted low to continue burst read/write.
GWE	I	SYNC	Global write enable. Asserted low to write all $32/36$ and $18$ bits. When high, $\overline{BWE}$ and $\overline{BW[a,b]}$ control write enable.
BWE	I	SYNC	Byte write enable. Asserted low with GWE high to enable effect of BW[a,b] inputs.
BW[a,b]	I	SYNC	Write enables. Used to control write of individual bytes when <u>GWE</u> is high and <u>BWE</u> is low. If any of <u>BW[a,b]</u> is active with <u>GWE</u> high and <u>BWE</u> low, the cycle is a write cycle. If all <u>BW[AB]</u> are inactive, the cycle is a read cycle.
ŌĒ	I	ASYNC	Asynchronous output enable. I/O pins are driven when $\overline{\text{OE}}$ is active and the chip is in read mode.
TBO	I	STATIC	Count mode. When driven high, count sequence follows Intel XOR convention. When driven low, count sequence follows linear convention. This signal is internally pulled high. 18
TDO	0	SYNC	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK (BGA only).
TDI	I	SYNC	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK (BGA only).
TMS	I	SYNC	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK (BGA only).
TCK	0	SYNC	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK (BGA only).
FT	I	STATIC	Flow-through mode. When low, enables single register flow-through mode. Connect to $V_{\rm DD}$ if unused or for pipelined operation.
ZZ	I	ASYNC	Sleep. Places device in low power mode; data is retained. Connect to GND if unused.

# Write enable truth table (per byte)

Function	GWE	BWE	BWa	BWb
Write all bytes (a, b)	L	X	X	X
vviite an bytes (a, b)	Н	L	L	L
Write byte a	Н	L	L	Н
Write byte b	Н	L	Н	L
Read	Н	Н	X	X
ivedu	Н	L	Н	Н

 $\textbf{Key:} \ X = don't \ care; \ L = low; \ H = high; \ B\overline{WE}, \ B\overline{Wn} = internal \ write \ signal$ 



# **Synchronous truth table**

CEO	CE1	CE2	<b>ADSP</b>	ADSC	ADV	BWn <sup>1</sup>	<b>OE</b>	Address accessed	CLK	Operation	DQ
Н	X	X	X	L	X	X	X	NA	L to H	Deselect	Hi–Z
L	L	X	L	X	X	X	X	NA	L to H	Deselect	Hi–Z
L	L	X	Н	L	X	X	X	NA	L to H	Deselect	Hi–Z
L	X	Н	L	X	X	X	X	NA	L to H	Deselect	Hi–Z
L	X	Н	Н	L	X	X	X	NA	L to H	Deselect	Hi–Z
L	Н	L	L	X	X	X	L	External	L to H	Begin read	Hi–Z <sup>2</sup>
L	Н	L	L	X	X	X	Н	External	L to H	Begin read	Hi–Z
L	Н	L	Н	L	X	F	L	External	L to H	Begin read	Hi–Z <sup>2</sup>
L	Н	L	Н	L	X	F	Н	External	L to H	Begin read	Hi–Z
X	X	X	Н	Н	L	F	L	Next	L to H	Continue read	Q
X	X	X	Н	Н	L	F	Н	Next	L to H	Continue read	Hi–Z
X	X	X	Н	Н	Н	F	L	Current	L to H	Suspend read	Q
X	X	X	Н	Н	Н	F	Н	Current	L to H	Suspend read	Hi–Z
Н	X	X	X	Н	L	F	L	Next	L to H	Continue read	Q
Н	X	X	X	Н	L	F	Н	Next	L to H	Continue read	Hi–Z
Н	X	X	X	Н	Н	F	L	Current	L to H	Suspend read	Q
Н	X	X	X	Н	Н	F	Н	Current	L to H	Suspend read	Hi–Z
L	Н	L	Н	L	X	T	X	External	L to H	Begin write	$D_3$
X	X	X	Н	Н	L	T	X	Next	L to H	Continue write	D
Н	X	X	X	Н	L	T	X	Next	L to H	Continue write	D
X	X	X	Н	Н	Н	T	X	Current	L to H	Suspend write	D
Н	X	X	X	Н	Н	T	X	Current	L to H	Suspend write	D

<sup>1</sup> See "Write enable truth table" on page 4 for more information. 2 Q in flow-through mode.

Key: X = don't care, L = low, H = high

## **TQFP** and **BGA** thermal resistance

Description		Symbol	Typical	Units	Conditions	
Thermal resistance	1 layer	$\theta_{ m JA}$	40	°C/W	Test conditions follow standard test	
(junction to ambient) <sup>1</sup>	4 layer	$\theta_{ m JA}$	22	°C/W	methods and procedures for	
Thermal resistance (junction to top of case) <sup>1</sup>		$\theta_{JC}$	8	°C/W	measuring thermal impedance, per EIA/JESD51	

<sup>1</sup> This parameter is sampled.

<sup>3</sup> For a write operation following a read operation,  $\overline{OE}$  must be high before the input data set up time and must be held high throughout the input hold time



## **Absolute maximum ratings**

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V <sub>DD</sub> , V <sub>DDQ</sub>	-0.3	+3.6	V
Input voltage relative to GND (input pins)	V <sub>IN</sub>	-0.3	$V_{DD} + 0.3$	V
Input voltage relative to GND (I/O pins)	V <sub>IN</sub>	-0.3	$V_{\rm DDQ} + 0.3$	V
Power dissipation	$P_{D}$	-	1.8	W
DC output current	I <sub>OUT</sub>	-	20 mA	mA
Storage temperature (plastic)	T <sub>stg</sub>	-65	+150	оС
Temperature under bias	T <sub>bias</sub>	-65	+135	оС

Note: Stresses greater than those listed in this table may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

## **Recommended operating conditions**

Param	eter	Symbol	Min	Nominal	Max	Unit
Supply voltage		$V_{\mathrm{DD}}, V_{\mathrm{DDQ}}$	2.375	2.5	2.625	V
Supply voltage		V <sub>SS</sub>	0.0	0.0	0.0	<b>'</b>
	Address and	V <sub>IH</sub>	2.0	-	$V_{DD} + 0.3$	V
Input voltages	control pins	V <sub>IL</sub>	-0.3 <sup>1</sup>	-	0.4	<b>'</b>
input voltages	I/O pins	V <sub>IH</sub>	2.0	-	$V_{DDQ} + 0.3$	V
	17 O pilis	V <sub>IL</sub>	-0.3 <sup>1</sup>	-	0.4	<b>'</b>
Ambient operating	temperature	T <sub>A</sub>	0	-	70	°C

<sup>1</sup> V<sub>IL</sub> min = -2.0V for pulse width less than  $0.2 \times t_{RC}$ .



# **DC** electrical characteristics

				50	-2	<b>25</b>	-2	00	-1	66	
Parameter	Sym	<b>Test conditions</b>	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current <sup>1</sup>	$ I_{LI} $	$V_{DD} = Max$ , $V_{IN} = GND$ to $V_{DD}$	-	2	-	2	-	2	-	2	μΑ
Output leakage current	I <sub>LO</sub>	$\overline{OE} \ge V_{IH}, V_{DD} = Max,$ $V_{OUT} = GND \text{ to } V_{DD}$	-1	1	-1	1	-1	1	-1	1	μΑ
Operating power supply current <sup>2</sup>	I <sub>CC</sub> (Pipelined)	$\overline{\text{CEO}} = \text{V}_{\text{IL}}, \text{ CE1} = \text{V}_{\text{IH}}, \overline{\text{CE2}} = \text{V}_{\text{IL}},$	-	425	-	400	-	370	-	340	mA
Operating power supply current	I <sub>CC</sub> (Flow-through)	$f = f_{Max}$ , $I_{OUT} = 0$ mA	-	250	-	225	-	200	-	175	mA
	$I_{SB}$	Deselected, $f = f_{Max}$ , $ZZ \le V_{IL}$	_	110	1	110	-	110	1	90	
Standby power supply current	I <sub>SB1</sub>	$\begin{aligned} \text{Deselected, } f &= 0, \ ZZ \leq 0.2V \\ \text{all } V_{IN} &\leq 0.2V \\ \text{or } &\geq (V_{DD}, V_{DDQ}) - 0.2V \end{aligned}$	-	70	_	70	-	70	_	70	mA
supply current	I <sub>SB2</sub>	$\begin{aligned} & \text{Deselected, f} = f_{\text{Max}}, \\ & \text{ZZ} \geq (V_{\text{DD}}, V_{\text{DDQ}}) - 0.2V \\ & \text{All } V_{\text{IN}} \leq V_{\text{IL}} \text{ or } \geq V_{\text{IH}} \end{aligned}$	-	30	-	30	-	30	-	30	
Output voltage	$V_{OL}$	$I_{OL} = 2 \text{ mA}, V_{DDQ} = 2.65 V$	_	0.7	ı	0.7	-	0.7	ı	0.7	V
output voitage	V <sub>OH</sub>	$I_{OH} = -2 \text{ mA}, V_{DDQ} = 2.35V$	1.7	-	1.7	_	1.7	_	1.7	-	•

<sup>1</sup>  $\overline{\text{LBO}}$  pin has an internal pull-up, and input leakage =  $\pm 10~\mu a$ . 2  $I_{CC}$  given with no output loading, ICC increases with faster cycle times and greater output loading.



# Timing characteristics over operating range

		-2	<b>50</b>	-2	25	-2	00	-1	66		
Parameter	Sym	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes <sup>1</sup>
Clock frequency	f <sub>Max</sub>	_	250	_	225	-	200	-	166	MHz	
Cycle time (pipelined mode)	t <sub>CYC</sub>	4	-	4.4	-	5	_	6	-	ns	
Cycle time (flow-through mode)	t <sub>CYCF</sub>	6.5	-	6.9	-	7.5	-	8.5	-	ns	
Clock access time (pipelined mode)	$t_{CD}$	-	2.6	_	2.8	-	3.0	-	3.4	ns	
Clock access time (flow-through mode)	t <sub>CDF</sub>	-	6.5	_	6.9	-	7.5	-	8.5	ns	
Output enable low to data valid	t <sub>OE</sub>	-	2.6	_	2.8	-	3.0	-	3.4	ns	
Clock high to output low Z	$t_{LZC}$	0	-	0	-	0	-	0	-	ns	2, 3, 4
Data output invalid from clock high	t <sub>OH</sub>	1.5	-	1.5	-	1.5	-	1.5	-	ns	2
Output enable low to output low Z	t <sub>LZOE</sub>	0	-	0	-	0	-	0	-	ns	2, 3, 4
Output enable high to output high Z	t <sub>HZOE</sub>	-	2.6	_	2.8	-	3.0	-	3.4	ns	2, 3, 4
Clock high to output high Z	t <sub>HZC</sub>	-	2.6	_	2.8	-	3.0	-	3.4	ns	2, 3, 4
Output enable high to invalid output	tohoe	0	-		-	0	-	0	-	ns	
Clock high pulse width	t <sub>CH</sub>	1.5	-	1.8	-	1.8	-	2.1	-	ns	5
Clock low pulse width	t <sub>CL</sub>	1.5	-	1.8	-	1.8	_	2.2	-	ns	5
Address setup to clock high	$t_{AS}$	1.2	-	1.4	-	1.4	-	1.5	-	ns	6
Data setup to clock high	$t_{DS}$	1.2	-	1.4	-	1.4	-	1.5	-	ns	6
Write setup to clock high	$t_{WS}$	1.2	-	1.4	-	1.4	-	1.5	-	ns	6, 7
Chip select setup to clock high	t <sub>CSS</sub>	1.2	-	1.4	-	1.4	-	1.5	-	ns	6, 8
Address hold from clock high	t <sub>AH</sub>	0.3	-	0.4	-	0.4	-	0.5	-	ns	6
Data hold from clock high	t <sub>DH</sub>	0.3	-	0.4	-	0.4	-	0.5	-	ns	6
Write hold from clock high	t <sub>WH</sub>	0.3	-	0.4	-	0.4	-	0.5	1	ns	6, 7
Chip select hold from clock high	t <sub>CSH</sub>	0.3	-	0.4	_	0.4	-	0.5	-	ns	6, 8
ADV setup to clock high	t <sub>ADVS</sub>	1.2	-	1.4	_	1.4	-	1.5	_	ns	6
ADSP setup to clock high	t <sub>ADSPS</sub>	1.2	-	1.4	_	1.4	_	1.5	_	ns	6
ADSC setup to clock high	t <sub>ADSCS</sub>	1.2	-	1.4	_	1.4	_	1.5	_	ns	6
ADV hold from clock high	t <sub>ADVH</sub>	0.3	-	0.4	-	0.4	-	0.5	-	ns	6
ADSP hold from clock high	$t_{ADSPH}$	0.3	-	0.4	_	0.4	-	0.5	1	ns	6
ADSC hold from clock high	t <sub>ADSCH</sub>	0.3	-	0.4	_	0.4	-	0.5	-	ns	6

1 See "Notes" on page 19.



### IEEE 1149.1 serial boundary scan (JTAG)

The SRAM incorporates a serial boundary scan test access port (TAP). The port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. The inclusion of these functions would place an added delay in the critical speed path of the SRAM. The TAP controller functionality does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. It uses JEDEC-standard 2.5V I/O logic levels.

The SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.


## Disabling the JTAG feature

If the JTAG function is not being implemented, its pins/balls can be left unconnected. At power-up, the device will come up in a reset state which will not interfere with the operation of the device.

### TAP controller state diagram

# LOGIC RUN-TEST/ IDLE SELECT SELECT IR-SCAN CAPTURE-DR CAPTURE-IR 0 0 SHIFT-DR SHIFT-IR EXIT1-DR EXIT1-IR PAUSE-IR PAUSE-DR EXIT2-DR EXIT2-IR UPDATE-DR **UPDATE-IR**

### TAP controller block diagram



Note: The 0 or 1 next to each state represents the value of TMS at the rising edge of TCK.

## Test access port (TAP)

### Test clock (TCK)

The test clock is used with only the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test mode select (TMS)

The TAP controller receives commands from TMS input. It is sampled on the rising edge of TCK. You can leave this pin/ball unconnected if the TAP is not used. The pin/ball is pulled up internally, resulting in a logic high level.



### Test data-in (TDI)

The TDI pin/ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See the TAP Controller Block Diagram.)

### Test data-out (TDO)

The TDO output pin/ball serially clocks data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See the TAP Controller State Diagram.)

### **Performing a TAP RESET**

You can perform a RESET by forcing TMS high (V<sub>DD</sub>) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and can be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

### **TAP registers**

Registers are connected between the TDI and TDO pins/balls. They allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI pin/ball on the rising edge of TCK. Data is output on the TDO pin/ball on the falling edge of TCK.

### **Instruction register**

You can serially load three-bit instructions into the instruction register. The register is loaded when it is placed between the TDI and TDO pins/balls as shown in the TAP Controller Block Diagram. The instruction register is loaded with the IDCODE instruction at power up and also if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level series test data path.

### **Bypass register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO pins/balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set low (Vss) when the BYPASS instruction is executed.

### **Boundary scan register**

The boundary scan register is connected to all the input and bidirectional pins/balls on the SRAM. The x36 configuration has a 72-bit-long register and the x18 configuration has a 53-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins/balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/RELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The boundary scan order table shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The most significant bit (MSB) of the register is connected to TDI, and the least significant bit (LSB) is connected to TDO.

### **Identification (ID) register**

The ID register has a vendor code and other information described in the Identification Register Definitions table. The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state.



#### TAP instruction set

Eight different instructions are possible with the 3-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are reserved and should not be used.

Note that the TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data, or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD. Instead, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins/balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

The EXTEST instruction, which executes whenever the instruction register is loaded with all 0s, is not implemented in this SRAM TAP controller. The TAP controller, however, does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high-Z state.

EXTEST is a mandatory 1149.1 instruction, this device, therefore, is not compliant with 1149.1.

#### **IDCODE**

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state. The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins/balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

#### **SAMPLE Z**

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins/balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high-Z state.

#### SAMPLE/PRELOAD

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional pins/balls is captured in the boundary scan register. Note that the SAMPLE/PRELOAD is a 1149.1 mandatory instruction, but the PRELOAD portion of this instruction is not implemented in this device. The TAP controller, therefore, is not fully 1149.1 compliant.

Be aware that the TAP controller clock can operate only at a frequency up to 10 Mhz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output can undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (<sup>t</sup>CS plus <sup>t</sup>CH). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is possible to capture all other signals and ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

#### **BYPASS**


The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board. When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between TDI and TDO.



### **Reserved**

Do not use a reserved instruction. These instructions are not implemented but are reserved for future use.

# **TAP timing diagram**



### **TAP AC electrical characteristics**

For notes 1 and 2,  $+10^{\circ}\text{C} \le T_J \le +110^{\circ}\text{C}$  and  $+2.4\text{V} \le V_{DD} \le +2.6\text{V}$ .


Description	Symbol	Min	Max	Units
Clock				
Clock cycle time	<sup>t</sup> THTH	100		ns
Clock frequency	<sup>f</sup> TF		10	MHz
Clock high time	<sup>t</sup> THTL	40		ns
Clock low time	<sup>t</sup> TLTH	40		ns
<b>Output Times</b>				
TCK low to TDO unknown	<sup>t</sup> TLOX	0		ns
TCK low to TDO valid	<sup>t</sup> TLOV		20	ns
TDI valid to TCK high	<sup>t</sup> DVTH	10		ns
TCK high to TDI invalid	<sup>t</sup> THDX	10		ns
Setup Times		•	•	
TMS setup	<sup>t</sup> MVTH	10		ns
Capture setup	tCS1	10		ns
Hold Times		•	•	
TMS hold	<sup>t</sup> THMX	10		ns
Capture hold	tCH1	10		ns

 $<sup>^{\</sup>rm 2}$  Test conditions are specified using the load in the figure TAP AC output load equivalent.



### **TAP AC test conditions**

## TAP AC output load equivalent



## TAP DC electrical characteristics and operating conditions

 $(+10^{o}\text{C} \leq \text{T}_{J} \leq +110^{o}\text{C}$  and  $+2.4\text{V} \leq \text{V}_{DD} \leq +2.6\text{V}$  unless otherwise noted)

Description	Conditions	Symbol	Min	Max	Units	Notes
Input high (logic 1) voltage		$V_{\mathrm{IH}}$	1.7	$V_{DD} + 0.3$	V	1, 2
Input low (logic 0) voltage		$V_{\mathrm{IL}}$	-0.3	0.7	V	1, 2
Input leakage current	$0V \le V_{IN} \le V_{DD}$	ILI	-5.0	5.0	μA	
Output leakage current	$\begin{array}{c} \text{Outputs disabled,} \\ \text{OV} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DDQ}}(\text{DQx}) \end{array}$	ILO	-5.0	5.0	μΑ	
Output low voltage	$I_{OLC} = 100 \mu A$	V <sub>OL1</sub>		0.2	V	1
Output low voltage	$I_{OLT} = 2mA$	V <sub>OL2</sub>		0.7	V	1
Output high voltage	$I_{OHS} = -100\mu A$	V <sub>OH1</sub>	2.1		V	1
Output high voltage	$I_{OHT} = -2mA$	V <sub>OH2</sub>	1.7		V	1

<sup>1.</sup> All voltage referenced to  $V_{SS}(\mbox{GND})$ .

Undershoot:  $V_{IL}(AC) \ge -0.5$  for  $t \le {}^tKHKH/2$ 

Power-up:  $V_{IH} \le +2.6 V$  and  $V_{DD} \le 2.4 V$  and  $V_{DDQ} \le 1.4 V$  for  $t \le 200 ms$ 

During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$  Control input signals (such as  $\overline{LD}$ , R/W, etc.) may not have pulsed widths less than  $t_{KHKL}(Min)$  or operate at frequencies exceeding  $f_{KF}(Max)$ .

<sup>2.</sup> Overshoot:  $V_{IH}(AC) \le V_{DD} + 1.5V$  for  $t \le {}^{t}KHKH/2$ 



# **Identification register definitions**

Instruction field	1M x 18	Description
Revision number (31:28)	xxxx	Reserved for version number.
Device depth (27:23)	xxxxx	Defines the depth of 1Mb words.
Device width (22:18)	xxxxx	Defines the width of x18 bits.
Device ID (17:12)	xxxxxx	Reserved for future use.
JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID register presence indicator (0)	1	Indicates the presence of an ID register.

# **Scan register sizes**

Register name	Bit size		
Instruction	3		
Bypass	1		
ID	32		
Boundary scan	x18:53	x36:72	

## **Instruction codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high-Z state. This instruction is not 1149.1-compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high-Z state.
Reserved	011	Do not use. This instruction is reserved for future use.
SAMPLE/PRELOAD 100		Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant.
Reserved	d 101 Do not use. This instruction is reserved for future use.	
Reserved	110	Do not use. This instruction is reserved for future use.
I KYPANI I III I		Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



# 165-ball BGA boundary scan order (x18)

Bit #s	Signal Name	Ball ID
1	SA	11P
2	SA	6N
3	SA	8P
4	SA	8R
5	SA	9R
6	SA	9P
7	SA	10P
8	SA	10R
9	SA	11R
10	DQa	10M
11	DQa	10L
12	DQa	10K
13	DQa	10J
14	ZZ	11H
15	DQa	11G
16	DQa	11F
17	DQa	11E
18	DQa	11D
19	DQPa	11C
20	SA	11A
21	SA	10A
22	SA	10B
23	ADV	9A
24	ADSP	9B
25	ADSC	8A
26	OE	8B
27	BWE	7A


Bit #s	Signal Name	Ball ID
28	GWE	7B
29	CLK	6B
30	CE2	6A
31	BWa	5B
32	BWb	4A
33	CE1	3B
34	CEO	3A
35	SA	2A
36	SA	2B
37	DQb	2D
38	DQb	2E
39	DQb	2F
40	DQb	2G
41	FT	1H
42	DQb	1J
43	DQb	1 K
44	DQb	1L
45	DQb	1M
46	DQPb	1N
47	LBO	1R
48	SA	3P
49	SA	3R
50	SA	4R
51	SA	4P
52	SA1	6P
53	SA0	6R



# **Key to switching waveforms**

Rising input Undefined/don't care Falling input

## Timing waveform of read cycle




Note:  $\acute{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\acute{Y} = ADD$  when  $\overline{LBO} = low$ .

BW[a:b] is don't care.




# Timing waveform of write cycle



Note:  $\acute{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\acute{Y} = ADD$  when  $\overline{LBO} = low$ .



# Timing waveform of read/write cycle



Note:  $\acute{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\acute{Y} = ADD$  when  $\overline{LBO} = low$ .



### **AC test conditions**

- Output load: For  $t_{\mbox{LZC}}$ ,  $t_{\mbox{LZOE}}$ ,  $t_{\mbox{HZOE}}$ ,  $t_{\mbox{HZC}}$ , see Figure C. For all others, see Figure B.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform





Figure B: Output load (A)



Thevenin equivalent:

Figure C: Output load(B)

### **Notes**


- 1 For test conditions, see "AC Test Conditions", Figures A, B, and C.
- 2 This parameter is measured with output load condition in Figure C.
- 3 This parameter is sampled but not 100% tested.
- 4  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZC}$  is less than  $t_{LZC}$  at any given temperature and voltage.
- 5  $t_{CH}$  is measured as high above VIH, and  $t_{CL}$  is measured as low below VIL.
- 6 This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times for all rising edges of CLK when chip is enabled.
- 7 Write refers to  $\overline{\text{GWE}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}[a,b]}$ .
- 8 Chip select refers to  $\overline{\text{CEO}}$ , CE1, and  $\overline{\text{CE2}}$ .




## **Package dimensions**

## 100-pin TQFP (quad flat pack)

	TQFP				
	Min	Max			
A1	0.05	0.15			
A2	1.35	1.45			
b	0.22	0.38			
С	0.09	0.20			
D	13.90	14.10			
E	19.90	20.10			
e	0.65 n	ominal			
Hd	15.90	16.10			
He	21.90	22.10			
L	0.45	0.75			
L1	1.00 nominal				
α	0°	7°			
<b>Dimensions in millimeters</b>					



## 165-ball BGA (ball grid array)





## **Ordering information**

Package &Width	-250 H MHz	-225 MHz	-200 MHz	-166 MHz
TOTAL 10	AS7C251MPFS18A	AS7C251MPFS18A -225TQC	AS7C251MPFS18A -200TQC	AS7C251MPFS18A -166TQC
TQFP x18	-250TQC	AS7C251MPFS18A -225TQI	AS7C251MPFS18A -200TQI	AS7C251MPFS18A -166TQI
BGA x18	AS7C251MPFS18A	AS7C251MPFS18A -225BC	AS7C251MPFS18A -200BC	AS7C251MPFS18A -166BC
DGA X18	-250BC	AS7C251MPFS18A -225BI	AS7C251MPFS18A -200BI	AS7C251MPFS18A -166BI

## Part numbering guide

AS7C	25	1M	PF	S	18	A	-XXX	TQ or B	C/I
1	2	3	4	5	6	7	8	9	10

1. Alliance Semiconductor SRAM prefix

2. Operating voltage: 25 = 2.5V

3. Organization: 1M

4. Pipelined/flow-through mode (each device works in both modes)

5. Deselect: S = single cycle deselect

6. Organization: 18 = x18

7. Production version: A =first production version

8. Clock speed (MHz)

9. Package type: TQ = TQFP; B = BGA

10. Operating temperature: C = commercial (0° C to 70° C); I = industrial (-40° C to 85° C)

#### **Alliance Semiconductor**