

# CY7C1345G

# 4-Mbit (128 K × 36) Flow-Through Sync SRAM

## Features

- 128 K × 36 common I/O
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5 V or 3.3 V I/O supply (V<sub>DDQ</sub>)
- Fast clock-to-output times
   8.0 ns (100 MHz version)
- Provide high performance 2-1-1-1 access rate
- User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed write
- Asynchronous output enable
- Available in Pb-free 100-pin TQFP package
- ZZ sleep mode option

## **Functional Description**

The CY7C1345G is a 128 K × 36 synchronous cache RAM designed to interface with high speed microprocessors with minimum glue logic. The maximum access delay from clock rise is 8.0 ns (100 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge triggered Clock Input (CLK). The synchronous inputs include <u>all</u> addresses, all data inputs, address pipelining chip enable ( $\overline{CE}_1$ ), depth expansion chip <u>enables</u> ( $\overline{CE}_2$  and  $\overline{CE}_3$ ), burst control inputs (ADSC, ADSP, and ADV), write enables ( $\overline{BW}_x$ , and  $\overline{BWE}$ ), and global write ( $\overline{GW}$ ). Asynchronous inputs include the output enable ( $\overline{OE}$ ) and the ZZ pin.

The CY7C1345G enables either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses are initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) is active. Subsequent burst addresses are internally generated as controlled by the Advance pin (ADV).

The CY7C1345G operates from a +3.3 V core power supply while all outputs operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible.


## Selection Guide

Description	100 MHz	Unit
Maximum access time	8.0	ns
Maximum operating current	205	mA
Maximum standby current	40	mA

Errata: For information on silicon errata, see "Errata" on page 21. Details include trigger conditions, devices affected, and proposed workaround.



# Logic Block Diagram






# Contents

Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	
Burst Sequences	
Sleep Mode	
Interleaved Burst Address Table	
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	7
Truth Table	8
Truth Table for Read or Write	9
Maximum Ratings	10
Operating Range	10
Neutron Soft Error Immunity	10
Electrical Characteristics	10
Capacitance	11
Thermal Resistance	11
AC Test Loads and Waveforms	12

13
14
18
18
19
20
20
20
21
21
21
21
22
24
24
24
24
24
24



## **Pin Configurations**



Note
 Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see "Errata" on page 21.



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input synchronous	Address inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. $A_{[1:0]}$ feed the two bit counter.
$\frac{\overline{BW}}{\overline{BW}}_{A,} \frac{\overline{BW}}{\overline{BW}}_{B,}$	Input synchronous	Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW <u>on the rising edge</u> of CLK, a global write is conducted (all bytes are written, regardless of the values on $BW_{[A:D]}$ and $BWE$ ).
BWE	Input synchronous	Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal is asserted LOW to conduct a byte write.
CLK	Input clock	<b>Clock input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input synchronous	<b>Chip_enable 1 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select or deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input synchronous	<b>Chip_enable 2 input, active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_3$ to select or deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input synchronous	<b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select or deselect the device. $CE_3$ is sampled only when a new external address is loaded.
OE	Input asynchronous	<b>Output enable, asynchronous input, active LOW</b> . Controls the direction of the IO pins. When LOW, the IO pins act as outputs. When deasserted HIGH, IO pins are tristated and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input synchronous	Advance input signal, Sampled on the Rising Edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ <sup>[2]</sup>	Input asynchronous	<b>ZZ sleep input, active HIGH</b> . When asserted HIGH places the device in a non-time critical sleep condition with data integrity preserved. During normal operation, this pin is low or left floating. ZZ pin has an internal pull-down.
DQs, DQP <sub>A</sub> , DQP <sub>B</sub> , DQP <sub>C</sub> , DQP <sub>D</sub>	IO synchronous	<b>Bidirectional data IO lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$ . When $\overline{\text{OE}}$ is asserted LOW, the pins act as outputs. When HIGH, DQs and DQP <sub>[A:D]</sub> are placed in a tristate condition.
V <sub>DD</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the core of the device.
V <sub>DDQ</sub>	IO power supply	Power supply for the IO circuitry.
V <sub>SSQ</sub>	IO ground	Ground for the IO circuitry.

Note
2. Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see "Errata" on page 21.



## **Pin Definitions** (continued)

Name	I/O	Description
MODE	Input static	<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
NC	-	No connects. Not Internally connected to the die.
NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	-	<b>No connects</b> . Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, and NC/1G are address expansion pins and are not internally connected to the die.

## **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 8.0 ns (100 MHz device).

The CY7C1345G supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486<sup>™</sup> processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable and is determined by sampling the MODE input. Accesses are initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two bit on-chip wrap around burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (BWE) and byte write select  $(BW[_{A:D]})$  inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous chip selects  $(\overline{CE}_1, CE_2, \text{ and } \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

## Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise:

- 1.  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are all asserted active.
- 2. <u>ADSP</u> or <u>ADSC</u> is asserted LOW (if the access is initiated by <u>ADSC</u>, the write inputs are deasserted during this first cycle).

The address presented to the address inputs is latched into the address register and the burst counter or control logic and presented to the memory core. If the OE input is asserted LOW, the requested data is available at the data outputs a maximum to  $t_{CDV}$  after clock rise. ADSP is ignored if CE<sub>1</sub> is HIGH.

## Single Write Accesses Initiated by ADSP

Single write access is initiated when the following conditions are satisfied at clock rise:

- 1.  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are all asserted active
- 2. ADSP is asserted LOW.

The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and BW<sub>x</sub>) are ignored during this first clock cycle. If the write inputs are asserted active (see "Truth Table for Read or Write" on page 9 for appropriate states that indicate a write) on the next clock rise, the appropriate data is latched and written into the device. Byte writes are allowed. During byte writes, BW<sub>A</sub> controls DQ<sub>A</sub> and BW<sub>B</sub> controls DQ<sub>B</sub>, BW<sub>C</sub> controls DQ<sub>C</sub>, and BW<sub>D</sub> controls DQ<sub>D</sub>. All IOs are tristated during a byte write. Since this is a common IO device, the asynchronous OE input signal is deasserted and the IOs are tristated prior to the presentation of data to DQ<sub>s</sub>. As a safety precaution, the data lines are tristated after a write cycle is detected, regardless of the state of OE.

## Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise:

- 1.  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are all asserted active.
- 2. ADSC is asserted LOW.
- 3. ADSP is deasserted HIGH
- 4. The write input signals (<u>GW</u>, <u>BWE</u>, and <u>BW</u><sub>x</sub>) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter or control logic and delivered to the memory core. The information presented to  $DQ_{[D:A]}$  is written into the specified address location. Byte writes are allowed. During byte writes,  $\underline{BW}_A$  controls  $DQ_A$ ,  $\overline{BW}_B$  controls  $DQ_B$ ,  $\overline{BW}_C$ controls  $DQ_C$ , and  $\overline{BW}_D$  controls  $DQ_D$ . All IOs and even a byte write are tristated when a write is detected. Since this is a common IO device, the asynchronous  $\overline{OE}$  input signal is deasserted and the IOs are tristated prior to the presentation of data to DQs. As a safety precaution, the data lines are tristated after a write cycle is detected, regardless of the state of  $\overline{OE}$ .



## **Burst Sequences**

The CY7C1345G provides an on-chip two bit wrap around burst counter inside the SRAM. The burst counter is fed by  $A_{[1:0]}$  and follows either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. In this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The <u>device</u> is <u>deselected</u> prior to entering the sleep mode. CEs, ADSP, and ADSC must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

## Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

## Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

## ZZ Mode Electrical Characteristics

Parameter	Description	otion Test Conditions		Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	-	40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns



## **Truth Table**

The Truth Table for part CY7C1345G is as follows. [3, 4, 5, 6, 7]

Cycle Description	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-state
Deselected cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselected cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselected cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tri-state
Deselected cycle, power-down	None	Х	Х	Х	L	Н	L	Х	Х	Х	L–H	Tri-state
Sleep mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-state
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tri-state
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-state
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-state
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-state
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-state
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-state
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

- X ="Don't Care," H = Logic HIGH, and L = Logic LOW. 3.
- 4.
- 5.

OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).

 $<sup>\</sup>frac{x = bont Care, "H = Logic HIGH, and L = Logic LOW.}{WRITE = L when any one or more byte write enable signals (BW<sub>A</sub>, BW<sub>B</sub>, BW<sub>C</sub>, BW<sub>D</sub>) and BWE = L or GW = L. WRITE = H when all byte write enable signals (BW<sub>A</sub>, BW<sub>B</sub>, BW<sub>C</sub>, BW<sub>D</sub>), BWE, GW = H.$ The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.The <u>SRAM</u> always initiates a read <u>cycle</u> when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>[A:D]</sub>. Writes may occur only on <u>subsequent</u> clocks afterthe ADSP or with the assertion of ADSC. As a result, OE is driven HIGH prior to the start of the write cycle to enable the outputs to tristate. OE is a "Do Not Care" forthe remainder of the write cycle.6.



## **Truth Table for Read or Write**

The Truth Table for read or write for part CY7C1345G is as follows. <sup>[8, 9]</sup>

Function	GW	BWE	BWD	BW <sub>C</sub>	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte (A, DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write byte (B, DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write bytes (B, A, DQP <sub>A</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	L
Write byte (C, DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write bytes (C, A, DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	Н	L	Н	L
Write bytes (C, B, DQP <sub>C</sub> , DQP <sub>B</sub> )	Н	L	Н	L	L	Н
Write bytes (C, B, A, DQP <sub>C</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	Н	L	L	L
Write byte (D, DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write bytes (D, A, DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	Н	L
Write bytes (D, B, DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	Н
Write bytes (D, B, A, DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	L
Write bytes (D, B, DQP <sub>D</sub> , DQP <sub>B</sub> )	Н	L	L	L	Н	Н
Write bytes (D, B, A, DQP <sub>D</sub> , DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	L	L	Н	L
Write bytes (D, C, A, DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

X = "Don't Care," H = Logic HIGH, and L = Logic LOW.
 This table is only a partial listing of the byte write combinations. Any combination of BW<sub>x</sub> is valid. Appropriate write is done based on the active byte write.



# **Maximum Ratings**

Exceeding the maximum ratings may shorten the battery life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to GND–0.5 V to +4.6 V
Supply voltage on $V_{DDQ}$ relative to GND –0.5 V to +V_{DD}
DC voltage applied to outputs in tristate–0.5 V to $V_{\text{DDQ}}$ + 0.5 V
DC input voltage–0.5 V to $V_{\text{DD}}$ + 0.5 V
Current into outputs (LOW)20 mA
Static discharge voltage (MIL-STD-883, method 3015)> 2001 V Latch up current> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	3.3 V – 5% /	
Industrial	–40 °C to +85 °C	+ 10%	V <sub>DD</sub>

# **Neutron Soft Error Immunity**

Description	Test Conditions	Тур	Max*	Unit
Logical single bit upsets	25 °C	361	394	FIT/ Mb
Logical multi bit upsets	25 °C	0	0.01	FIT/ Mb
Single event latch up	85 °C	0	0.1	FIT/ Dev
	Logical single bit upsets Logical multi bit upsets Single event	DescriptionConditionsLogical single bit upsets25 °CLogical multi bit upsets25 °CSingle event85 °C	DescriptionConditionsTypLogical single bit upsets25 °C361Logical multi bit upsets25 °C0Single event85 °C0	DescriptionConditionsTypMax*Logical single bit upsets25 °C361394Logical multi bit upsets25 °C00.01Single event85 °C00.1

statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

# **Electrical Characteristics**

#### Over the Operating Range

Parameter [10, 11]	Description	Test Conditions		Min	Max	Unit
V <sub>DD</sub>	Power supply voltage			3.135	3.6	V
V <sub>DDQ</sub>	IO supply voltage	supply voltage		2.375	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	For 3.3 V IO, I <sub>OH</sub> = -4.0 mA		2.4	-	V
		For 2.5 V IO, I <sub>OH</sub> = –1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW voltage	For 3.3 V, IO, I <sub>OL</sub> = 8.0 mA		-	0.4	V
		For 2.5 V IO, I <sub>OL</sub> = 1.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	For 3.3 V IO		2.0	V <sub>DD</sub> + 0.3 V	V
		For 2.5 V IO		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage <sup>[10]</sup>	For 3.3 V IO		-0.3	0.8	V
		For 2.5 V IO		-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>		-30	-	μA
		Input = V <sub>DD</sub>		_	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>		-5	-	μA
		Input = V <sub>DD</sub>		-	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disable	ed	-5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	10 ns cycle, 100 MHz	_	205	mA

#### Notes

10. Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (Pulse width less than  $t_{CYC}/2$ ). 11.  $T_{Power up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Electrical Characteristics (continued)

## Over the Operating Range

Parameter [10, 11]	Description	Test Conditions		Min	Max	Unit
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs		10 ns cycle, 100 MHz	-	80	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$\begin{array}{l} \mbox{Max } V_{DD}, \mbox{ device deselected}, \\ V_{IN} \geq V_{DD} - 0.3 \ V \ or \ V_{IN} \leq 0.3 \ V, \\ f = 0, \ \mbox{inputs static} \end{array}$	10 ns cycle, 100 MHz	-	40	mA
I <sub>SB3</sub>	Automatic CE power-down current – CMOS inputs		10 ns cycle, 100 MHz	-	65	mA
I <sub>SB4</sub>	Automatic CE power-down current – TTL inputs	$\begin{array}{l} \mbox{Max } V_{DD}, \mbox{ device deselected}, \\ V_{IN} \geq V_{DD} - 0.3 \mbox{ V or } V_{IN} \leq 0.3 \mbox{ V}, \\ \mbox{f = 0, inputs static} \end{array}$	10 ns cycle, 100 MHz	-	45	mA

# Capacitance


Parameter <sup>[12]</sup>	Description	Test Conditions	100-pin TQFP Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	5	pF
C <sub>CLK</sub>	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 3.3 \text{ V}$	5	pF
C <sub>IO</sub>	Input or output capacitance		5	pF

# Thermal Resistance

Parameter <sup>[12]</sup>	Description	Test Conditions	100-pin TQFP Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
Θ <sup>JC</sup>	Thermal resistance (junction to case)	EIA/JESD51.	6.85	°C/W



# AC Test Loads and Waveforms





# **Switching Characteristics**

Over the Operating Range

Parameter [13, 14]	Description	-1	-100		
Parameter	Description	Min	Max	- Unit	
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[15]</sup>	1	-	ms	
Clock		·			
t <sub>CYC</sub>	Clock cycle time	10	-	ns	
t <sub>CH</sub>	Clock HIGH	4.0	-	ns	
t <sub>CL</sub>	Clock LOW	4.0	-	ns	
Output Times					
t <sub>CDV</sub>	Data output valid after CLK rise	-	8.0	ns	
t <sub>DOH</sub>	Data output hold after CLK rise	2.0	_	ns	
t <sub>CLZ</sub>	Clock to low Z [16, 17, 18]	0	_	ns	
t <sub>CHZ</sub>	Clock to high Z <sup>[16, 17, 18]</sup>	-	3.5	ns	
t <sub>OEV</sub>	OE LOW to output valid	-	3.5	ns	
t <sub>OELZ</sub>	OE LOW to output low Z [16, 17, 18]	0	_	ns	
t <sub>OEHZ</sub>	OE HIGH to output high Z <sup>[16, 17, 18]</sup>	_	3.5	ns	
Setup Times					
t <sub>AS</sub>	Address setup before CLK rise	2.0	_	ns	
t <sub>ADS</sub>	ADSP, ADSC setup before CLK rise	2.0	_	ns	
t <sub>ADVS</sub>	ADV setup before CLK rise	2.0	_	ns	
t <sub>WES</sub>	$\overline{\text{GW}}$ , $\overline{\text{BWE}}$ , $\overline{\text{BW}}_{x}$ setup before CLK rise	2.0	_	ns	
t <sub>DS</sub>	Data input setup before CLK rise	2.0	_	ns	
t <sub>CES</sub>	Chip enable setup	2.0	_	ns	
Hold Times					
t <sub>AH</sub>	Address hold after CLK rise		_	ns	
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.5	_	ns	
t <sub>WEH</sub>	$\overline{\text{GW}}$ , $\overline{\text{BWE}}$ , $\overline{\text{BW}}_{x}$ hold after CLK rise	0.5	_	ns	
t <sub>ADVH</sub>	ADV hold after CLK rise	0.5	_	ns	
t <sub>DH</sub>	Data input hold after CLK rise	0.5	_	ns	
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	-	ns	

#### Notes

Notes

Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
Test conditions shown in (a) of Figure 2 on page 12 unless otherwise noted.
This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation is initiated.
t<sub>CHLZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in (b) of Figure 2 on page 12. Transition is measured ± 200 mV from steady state voltage.
At any voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the came protein condition.

prior to low Z under the same system conditions. 18. This parameter is sampled and not 100% tested.



# **Timing Diagrams**





Figure 3. Read Cycle Timing <sup>[19]</sup>

Note 19. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.



## Timing Diagrams (continued)

Figure 4. Write Cycle Timing <sup>[20, 21]</sup>




Notes

20. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 21. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_x$  LOW.



## Timing Diagrams (continued)

Figure 5. Read/Write Timing <sup>[22, 23, 24]</sup>




Notes

22. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW<sub>x</sub> LOW. 23. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC. 24. GW is HIGH.



## Timing Diagrams (continued)





Notes 25. Device must be deselected when entering ZZ mode. See "Truth Table" on page 8 for all possible signal conditions to deselect the device. 26. DQs are in high Z when exiting ZZ sleep mode.




# **Ordering Information**

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
100	CY7C1345G-100AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1345G-100AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial

## **Ordering Code Definitions**





## **Package Diagrams**




Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RAPackage Outline, 51-85050

51-85050 \*D



# Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
CE	chip enable
CEN	clock enable
GW	global write
I/O	input/output
OE	output enable
SRAM	static random access memory
TQFP	thin quad flat pack
WE	write enable

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μA	microampere	
mA	nilliampere	
mm	millimeter	
ms	nillisecond	
MHz	negahertz	
ns	nanosecond	
pF	picofarad	
V	volt	
W	watt	



# Errata

This section describes the Ram9 Sync/NoBL ZZ pin issues. Details include trigger conditions, the devices affected, proposed workaround and silicon revision applicability. Please contact your local Cypress sales representative if you have further questions.

## Part Numbers Affected

Density & Revision	Package Type	Operating Range
4Mb-Ram9 Synchronous SRAMs: CY7C134*G	All packages	Commercial/ Industrial

## Product Status

All of the devices in the Ram9 4Mb Sync/NoBL family are qualified and available in production quantities.

## Ram9 Sync/NoBL ZZ Pin Issues Errata Summary

The following table defines the errata applicable to available Ram9 4Mb Sync/NoBL family devices.

Item	Issues	Description	Device	Fix Status
1.		When asserted HIGH, the ZZ pin places device in a "sleep" condition with data integrity preserved. The ZZ pin currently does not have an internal pull-down resistor and hence cannot be left floating externally by the user during normal mode of operation.	, , , , , , , , , , , , , , , , , , ,	For the 4M Ram9 (90 nm) devices, there is no plan to fix this issue.

#### 1. ZZ Pin Issue

PROBLEM DEFINITION

The problem occurs only when the device is operated in the normal mode with ZZ pin left floating. The ZZ pin on the SRAM device does not have an internal pull-down resistor. Switching noise in the system may cause the SRAM to recognize a HIGH on the ZZ input, which may cause the SRAM to enter sleep mode. This could result in incorrect or undesirable operation of the SRAM.

- TRIGGER CONDITIONS Device operated with ZZ pin left floating.
- SCOPE OF IMPACT When the ZZ pin is left floating, the device delivers incorrect data.
- WORKAROUND Tie the ZZ pin externally to ground.
- FIX STATUS

Fix was done for the 72Mb RAM9 Synchronous SRAMs and 72M RAM9 NoBL SRAMs devices. Fixed devices have a new revision. The following table lists the devices affected and the new revision after the fix.



# **Document History Page**

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	224365	RKF	See ECN	New data sheet.
*A	278513	VBL	See ECN	Updated Features (Removed 66 MHz frequency related information). Updated Selection Guide (Removed 66 MHz frequency related information Updated Electrical Characteristics (Removed 66 MHz frequency related information). Updated Switching Characteristics (Removed 66 MHz frequency related information). Updated Ordering Information (Updated part numbers (Added Pb-free BGA package), changed TQFP package to Pb-free TQFP package, added comme on the BG Pb-free package availability below the table).
*В	333626	SYT	See ECN	Updated Features (Removed 117 MHz frequency related information). Updated Selection Guide (Removed 117 MHz frequency related information Updated Pin Configurations (Updated Address Expansion balls in the pinout for 100-pin TQFP and 119-ball BGA Packages as per JEDEC standards). Updated Pin Definitions. Updated Functional Overview (Updated ZZ Mode Electrical Characteristics (Replaced 'Snooze' with 'Sleep')). Updated Truth Table (Replaced 'Snooze' with 'Sleep'). Updated Electrical Characteristics (Updated test conditions for V <sub>OL</sub> and V <sub>OI</sub> parameters, removed 117 MHz frequency related information). Updated Switching Characteristics (Removed 117 MHz frequency related information). Updated Thermal Resistance (Replaced TBDs for $\Theta_{JA}$ and $\Theta_{JC}$ to their respective values). Updated Ordering Information (By shading and unshading MPNs as per availability, removed comment on the availability of BG Pb-free package).
*C	418633	RXU	See ECN	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Electrical Characteristics (Changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE", updated Note (Changed test condition from $V_{IH} \le V_{DD}$ to $V_{IH} < V_{DD}$ )). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Replaced Package Diagrams.
*D	480124	VKN	See ECN	Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND). Updated Ordering Information (Updated part numbers).
*E	1274724	VKN	See ECN	Updated Timing Diagrams (Updated Figure 4).
*F	2756998	VKN	08/28/09	Included Neutron Soft Error Immunity. Modified Ordering Information (By including parts that are available, and modified the disclaimer for the Ordering information).
*G	3034798	NJY	09/21/2010	Added Ordering Code Definitions. Updated Package Diagrams. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*H	3353361	PRIT	08/24/2011	Updated Package Diagrams.



# Document History Page (continued)

Document Title: CY7C1345G, 4-Mbit (128 K × 36) Flow-Through Sync SRAM Document Number: 38-05517					
Rev.	ECN	Orig. of Change	Submission Date	Description of Change	
*	3587066	NJY / PRIT	05/10/2012	Updated Features (Removed 133 MHz frequency related information, removed 119-ball BGA package related information). Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note SRAM System Design Guidelines"). Updated Selection Guide (Removed 133 MHz frequency related information). Updated Pin Configurations (Removed 119-ball BGA package related information). Updated Functional Overview (Removed 133 MHz frequency related information). Updated Electrical Characteristics (Removed 133 MHz frequency related information). Updated Capacitance (Removed 119-ball BGA package related information). Updated Capacitance (Removed 119-ball BGA package related information). Updated Thermal Resistance (Removed 119-ball BGA package related information). Updated Switching Characteristics (Removed 133 MHz frequency related information). Updated Package Diagrams (Removed 119-ball BGA package related information).	
*J	3753130	PRIT	09/24/2012	No technical updates. Completing sunset review.	
*K	3980577	PRIT	04/24/2013	Added Errata.	
*L	4039228	PRIT	06/25/2013	Added Errata Footnotes. Updated in new template.	



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

# PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05517 Rev. \*L

Revised June 25, 2013

All products and company names mentioned in this document may be the trademarks of their respective holders.