### **Document Title**

### Multi-Chip Package MEMORY

256M Bit (16Mx16) Nand Flash Memory / 64M Bit (4Mx16) UtRAM / 64M Bit (4Mx16) UtRAM / 8M Bit (512Kx16) SRAM

### **Revision History**

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft.	May 19, 2003	Preliminary
0.1	Revised(SRAM) - Changed Speed Bins from 70ns to 55ns. - Added IsB1(Typ) 5.0μA in DC AND OPERATING CHARACTERISTIC. - Changed Output load from CL=100pF+1TTL to CL=30pF+1TTL in AC OPERATING CONDITIONS. - Added IDR(Typ) 1.0μA in DATA RETENTION CHARACTERISTICS. - Changed ball name from Vccqs to Vccs in Pin Configuration.	June 27, 2003	Preliminary
0.11	Revised - Added Package D :FBGA(L/F)	July 11, 2003	Preliminary
1.0	Finalized <utram> - Changed tPC from Max 25ns to Min 25ns in the AC Characteristics. <nand> - Corrected the FLASH READ1 OPERATION(READ ONE PAGE) timing</nand></utram>	September 25, 2003	Final

in Page 19.

Note : For more detailed features and specifications including FAQ, please refer to Samsung's web site. http://samsungelectronics.com/semiconductors/products/products\_index.html

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



### Multi-Chip Package MEMORY

256M Bit (16Mx16) Nand Flash Memory / 64M Bit (4Mx16) UtRAM / 64M Bit (4Mx16) UtRAM / 8M Bit (512Kx16) SRAM

### FEATURES

- <Common>
- Operating Temperature : -25°C ~ 85°C
- Package : 111 ball FBGA Type 11 x 11mm, 0.8 mm pitch

<NAND Flash>

- Supply Voltage : 2.7~3.6V
- Organization
- Memory Cell Array : (16M + 512K)bit x 16bit
- Data Register : (256 + 8)bit x16bit
- Automatic Program and Erase
- Page Program : (256 + 8)Word - Block Erase : (8K + 256)Word
- Page Read Operation
- Page Size : (256 + 8)Byte
- Random Access : 10µs(Max.)
- Serial Page Access : 50ns(Min.)
- Fast Write Cycle Time
- Program time : 200µs(Typ.)
- Block Erase Time : 2ms(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
- Endurance : 100K Program/Erase Cycles
- Data Retention : 10 Years
- Command Register Operation
- Intelligent Copy-Back
- Unique ID for Copyright Protection
- Power-On Auto-Read Operation
- Safe Lock Mechanism

<UtRAM(each device)>

- Power Supply Voltage: 2.7~3.1V
- Organization: 4M x16 bit
- Three State Outputs
- Compatible with Low Power SRAM
- Support 4 page mode (Read only)
- Deep Power Down: Memory cell data hold invalid

#### <SRAM>

- Process Technology: Full CMOS
- Organization: 512K x16
- Power Supply Voltage: 2.7~3.3V
- Low Data Retention Voltage: 1.5V(Min)
- Three State Outputs

### **GENERAL DESCRIPTION**

The KBC00B7A0M is a Multi Chip Package Memory which combines 256Mbit Nand Flash and two 64Mbit Unit Transistor CMOS RAM and 8Mbit SRAM.

256Mbit NAND Flash memory is organized as 16M x16 bit and 64Mbit UtRAM is organized as 4M x16 bit and 8Mbit SRAM is organized as 512K x16 bit.

In 256Mb NAND Flash, a program operation can be performed in typical 200µs on a 264-word page and an erase operation can be performed in typical 2ms on a 8K-word block. Data in the page can be read out at 50ns cycle time per word. The DQ pins serve as the ports for address and data input/output as well as command input. The on-chip write control automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the FLASH's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. These algorithms have been implemented in many mass storage applications.

The 64Mbit UtRAM is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device support page mode operation. The device also supports deep power down mode for low standby current.

The 8Mbit SRAM is fabricated by SAMSUNG's advanced full CMOS process technology. The device supports low data retention voltage for battery back-up operation with low data retention current.

The KBC00B7A0M is suitable for use in data memory of mobile communication system to reduce not only mount area but also power consumption.


This device is available in 111-ball FBGA Type.

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



### KBC00B7A0M

### **PIN CONFIGURATION**




111-FBGA: Top View (Ball Down)



### **PIN DESCRIPTION**


Ball Name	Description	Ball Name	Description
A0 to A18	Address Input Balls (UtRAM,SRAM)	R/B	Ready/Busy (Flash Memory)
A19 to A21	Address Input Balls (UtRAM)	ZZ1	Deep Power Down (UtRAM1)
DQ0F to DQ15F	Data Input/Output Balls (Flash Memory)	ZZ2	Deep Power Down (UtRAM2)
DQ0 to DQ15	Data Input/Output Balls (UtRAM, SRAM)	CEF	Chip Enable (Flash Memory)
WPF	Write Protection (Flash Memory)	CSu1	Chip Select (UtRAM1)
VCCF	Power Supply (Flash Memory)	CSu2	Chip Select (UtRAM2)
Vccu	Power Supply (UtRAM)	CS1s	Chip Select (SRAM)
Vccs	Power Supply (SRAM)	CS2s	Chip Select (SRAM)
Vccqu	Data Out Power (UtRAM)	WEF	Write Enable (Flash Memory)
Vss	Ground (Common)	WE	Write Enable (UtRAM, SRAM)
UB	Upper Byte Enable (UtRAM, SRAM)	OE	Output Enable (UtRAM, SRAM)
LB	Lower Byte Enable (UtRAM, SRAM)	REF	Read Enable (Flash Memory)
ALE	Address Latch Enable (Flash Memory)	NC	No Connection
CLE	Command Latch Enable (Flash Memory)	DNU	Do Not Use

### **ORDERING INFORMATION**





### Figure 1. FUNCTIONAL BLOCK DIAGRAM






## 256M Bit(16Mx16) NAND Flash Memory



### Figure 2. NAND Flash (X16) ARRAY ORGANIZATION



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	I/O8 to 15	
1st Cycle	Ao	A1	A2	Аз	A4	A5	A6	A7	L*	Column Address
2nd Cycle	A9	A10	A11	A12	A13	A14	A15	A16	L*	Row Address
3rd Cycle	A17	A18	A19	A20	A21	A22	A23	A24	L*	(Page Address)

NOTE : Column Address : Starting Address of the Register.

\* L must be set to "Low".



### **PRODUCT INTRODUCTION**

The device is a 264Mbit(276,824,064 bit) memory organized as 65,536 rows(pages) 264columns. Spare eight columns are located from column address of 256~263. A 264-word data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of two NAND structures. A NAND structure consists of 16 cells. Total 16896 NAND cells reside in a block. The array organization is shown in Figure 2. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 2048 separately erasable 8K-Word blocks. It indicates that the bit by bit erase operation is prohibited on the device.

The device has addresses multiplexed into 8 I/Os(X16 device case : lower 8 I/Os). Device allows sixteen bit wide data transport into and out of page registers. This scheme dramatically reduces pin counts while providing high performance and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset command, Read command, Status Read command, etc require just one cycle bus. Some other commands like Page Program and Copy-back Program and Block Erase, require two cycles: one cycle for setup and the other cycle for execution. The 16M-word physical space requires 24 addresses, thereby requiring three cycles for word-level addressing: column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the device.

The device includes one block sized OTP(One Time Programmable), which can be used to increase system security or to provide identification capabilities. Detailed information can be obtained by contact with Samsung.

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read 1	00h	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Copy-Back Program	00h	8Ah	
Lock	2Ah	-	
Unlock	23h	24h	
Lock-tight	2Ch	-	
Read Block Lock Status	7Ah	-	
Block Erase	60h	D0h	
Read Status	70h	-	0

### Table 1. COMMAND SETS

Caution : Any undefined command inputs are prohibited except for above command set of Table 1.



### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit	
	Vin/out	-0.6 to + 4.6		
Voltage on any pin relative to Vss	Vcc	-0.6 to + 4.6	V	
	Vccq	-0.6 to + 4.6		
Temperature Under Bias	TBIAS	-40 to +125	°C	
Storage Temperature	Тѕтс	-65 to +150	°C	
Short Circuit Current	los	5	mA	

NOTE :

1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.

Maximum DC voltage on input/output pins is Vcc.+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **RECOMMENDED OPERATING CONDITIONS**

(Voltage reference to GND, TA=-40 to  $85^{\circ}$ C)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	Vcc	2.7	3.3	3.6	V
Supply Voltage	Vccq	2.7	3.3	3.6	V
Supply Voltage	Vss	0	0	0	V

#### DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Operating	Sequential Read	Icc1	tRC=50ns, CE=VIL Iout=0mA	-	10	20		
Current	Program	Icc2	-	-	10	25	mA	
	Erase	Icc3	-	-	10	25		
Stand-by Cu	urrent(TTL)	ISB1	CE=VIH, WP=0V/Vcc	-	-	1		
Stand-by Cu	Stand-by Current(CMOS)		CE=Vcc-0.2, WP=0V/Vcc	-	10	50		
Input Leaka	Input Leakage Current		VIN=0 to Vcc(max)	-	-	±10	μA	
Output Leak	age Current	Ilo	Vout=0 to Vcc(max)	-	-	±10		
In month I Barle A			I/O pins	2.0	-	Vccq+0.3		
Input High \	roitage	Vih	Except I/O pins	2.0	-	Vcc+0.3	-	
Input Low V	oltage, All inputs	VIL	-	-0.3	-	0.8	V	
Output High Voltage Level		Vон	Іон=-400μА	2.4	-	-		
Output Low Voltage Level		Vol	IOL=2.1mA	-	-	0.4	1	
Output Low	Current(R/B)	IOL(R/B)	Vol=0.4V	8	10	-	mA	



## KBC00B7A0M

### VALID BLOCK

Parameter	Symbol	Min	Тур.	Мах	Unit
Valid Block Number	N∨в	2013	-	2048	Blocks

NOTE :

1. The device may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for a appropriate management of invalid blocks.

The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.
Minimum 1004 valid blocks are guaranteed for each contiguous 128Mb memory space.

#### AC TEST CONDITION

(TA=-40 to 85°C, Vcc=2.7V~3.6V unless otherwise noted)

Parameter	NAND Flash
Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load (VccQ:3.0V +/-10%)	1 TTL GATE and CL=50pF
Output Load (VccQ:3.3V +/-10%)	1 TTL GATE and CL=100pF

#### CAPACITANCE(TA=25°C, Vcc=3.3V, f=1.0MHz)

ltem	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	Ci/O	VIL=0V	-	10	pF
Input Capacitance	CIN	VIN=0V	-	10	pF

NOTE : Capacitance is periodically sampled and not 100% tested.

#### **MODE SELECTION**

CLE	ALE	CE	WE	RE	PRE	WP	Mode			
Н	L	L		Н	Х	Х	Read Mode	Command Input		
L	Η	L		Н	Х	Х	Iteau Mode	Address Input(3clock)		
Н	L	L		Н	Х	н	Write Mode	Command Input		
L	Н	L		Н	Х	н	White Mode	Address Input(3clock)		
L	L	L		Н	Х	н	Data Input			
L	L	L	н	₹	Х	х	Data Output			
Х	Х	Х	Х	Х	Х	н	During Program(E	Busy)		
Х	Х	Х	Х	Х	Х	н	During Erase(Bus	y)		
Х	X <sup>(1)</sup>	Х	Х	Х	Х	L	Write Protect			
Х	Х	Н	х	Х	0V/Vcc <sup>(2)</sup>	0V/Vcc <sup>(2)</sup>	Stand-by			

NOTE : 1. X can be VIL or VIH.

2. WP should be biased to CMOS high or CMOS low for standby.

### **Program/Erase Characteristics**

Parameter	Symbol	Min	Тур	Max	Unit	
Program Time	tPROG	-	200	500	μs	
Dummy Busy Time for the Lock or Lock	tlbsy	-	5	10	μs	
Number of Partial Program Cycles	Main Array	Nop	-	-	2	cycles
in the Same Page	Spare Array	мор	-	-	3	cycles
Block Erase Time	tBERS	-	2	3	ms	



### AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Мах	Unit
CLE Set-up Time	tCLS	0	-	ns
CLE Hold Time	tCLH	10	-	ns
CE Setup Time	tCS	0		ns
CE Hold Time	tсн	10	-	ns
WE Pulse Width	tWP	25 (1)	-	ns
ALE Setup Time	tals	0	-	ns
ALE Hold Time	talh	10	-	ns
Data Setup Time	tDS	20	-	ns
Data Hold Time	tDH	10	-	ns
Write Cycle Time	twc	45	-	ns
WE High Hold Time	twн	15	-	ns

#### NOTE :

1. If tCS is set less than 10ns, tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.

### **AC Characteristics for Operation**

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	10	μs
ALE to RE Delay	tar	10	-	ns
CLE to RE Delay	tCLR	10	-	ns
Ready to RE Low	trr	20	-	ns
RE Pulse Width	trp	25	-	ns
WE High to Busy	twв	-	100	ns
Read Cycle Time	trc	50	-	ns
CE Access Time	tCEA	-	45	ns
RE Access Time	trea	-	30	ns
RE High to Output Hi-Z	tRHZ	-	30	ns
CE High to Output Hi-Z	tchz	-	20	ns
RE or CE High to Output hold	toн	15	-	ns
RE High Hold Time	treh	15	-	ns
Output Hi-Z to RE Low	tir	0	-	ns
WE High to RE Low	twhr1	60	-	ns
WE High to RE Low in Block Lcok Mode	tWHR2	100	-	ns
Device Resetting Time(Read/Program/Erase)	trst	-	5/10/500(1)	μs

NOTE :

If reset command(FFh) is written at <u>Ready</u> state, the device goes into Busy for maximum 5us.
To break the sequential read cycle, CE must be held high for longer time than tCEH.

3. The time to Ready depends on the value of the pull-up resistor tied R/B pin.



### NAND Flash Technical Notes

#### Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

#### Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 1st word in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFFFh data at the column address of 256 and 261. Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 3). Any intentional erasure of the original invalid block information is prohibited.




Figure 3. Flow chart to create invalid block table.



### NAND Flash Technical Notes (Continued)

#### Error in write or read operation


Within its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

	Failure Mode	Detection and Countermeasure sequence
Erase Failure		Status Read after Erase> Block Replacement
Write	Program Failure	Status Read after Program> Block Replacement Read back (Verify after Program)> Block Replacement or ECC Correction
Read	Single Bit Failure	Verify ECC -> ECC Correction

ECC


: Error Correcting Code --> Hamming Code etc. Example) 1bit correction & 2bit detection

### Program Flow Chart






### NAND Flash Technical Notes (Continued)



\* : If erase operation results in an error, map out the failing block and replace it with another block.

#### **Block Replacement**



\* Step1

When an error happens in the nth page of the Block 'A' during erase or program operation.

\* Step2

Copy the nth page data of the Block 'A' in the buffer memory to the nth page of another free block. (Block 'B') \* Step3  $\,$ 

Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block 'B'.

\* Step4

Do not further erase Block 'A' by creating an 'invalid Block' table or other appropriate scheme.




#### **Pointer Operation**

Samsung NAND Flash has two address pointer commands as a substitute for the most significant column address. '00h' command sets the pointer to 'A' area(0~255word), and '50h' command sets the pointer to 'B' area(256~263word). With these commands, the starting column address can be set to any of a whole page(0~263word). '00h' or '50h' is sustained until another address pointer command is inputted. To program data starting from 'A' or 'B' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary.


#### Table 3. Destination of the pointer

Command	Pointer position	Area
00h	0 ~ 255 word	main array(A)
50h	256 ~ 263 word	spare array(B)




#### Figure 5. Block Diagram of Pointer Operation

#### (1) Command input sequence for programming 'A' area



#### (2) Command input sequence for programming 'B' area






#### System Interface Using CE don't-care.

For an easier system interface,  $\overline{CE}$  may be inactive during the data-loading or sequential data-reading as shown below. The internal 264word page registers are utilized as seperate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating  $\overline{CE}$  during the data-loading and reading would provide significant savings in power consumption.








### KBC00B7A0M

### **MCP MEMORY**


Device	I/O	DATA
Device	l/Ox	Data In/Out
NAND Flash	I/O 0 ~ I/O 15 <sup>1)</sup>	~264word

**NOTE:** 1. I/O8~15 must be set to "0" during command or address input. 2. I/O8~15 are used only for data bus.

### \* Command Latch Cycle




### \* Address Latch Cycle






### KBC00B7A0M

### \* Input Data Latch Cycle




\* Sequential Out Cycle after Read(CLE=L, WE=H, ALE=L)




**NOTES :** Transition is measured ±200mV from steady state voltage with load. This parameter is sampled and not 100% tested.




### \* Status Read Cycle




### FLASH READ1 OPERATION(READ ONE PAGE)








### READ2 OPERATION (READ ONE PAGE)






Revision 1.0 September 2003

### **COPY-BACK PROGRAM OPERATION**




### BLOCK ERASE OPERATION (ERASE ONE BLOCK)





Revision 1.0 September 2003

### MANUFACTURE & DEVICE ID READ OPERATION





### **DEVICE OPERATION**

#### PAGE READ

Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Two types of operations are available : random read, serial page read.

The random read mode is enabled when the page address is changed. The 264 words of data within the selected page are transferred to the data registers in less than  $10\mu s(t_R)$ . The system controller can detect the completion of this data transfer(tR) by analyzing the <u>output</u> of R/B pin. Once the data in <u>a page</u> is loaded into the registers, they may be read out in 50ns cycle time by sequentially pulsing RE. High to low transitions of the RE clock output the data starting from the selected column address up to the last column address[column 255 /263 depending on the state of GND input pin.

The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of 256-263 words may be selectively accessed by writing the Read2 command with GND input pin low. Addresses A<sub>0</sub>-A<sub>2</sub> set the starting address of the spare area while addresses A<sub>3</sub>-A<sub>7</sub> must be "L" in X16 device case. The Read1 command is needed to move the pointer back to the main area. Figures 8,9 show typical sequence and timings for each read operation.





Figure8. Read1 Operation



### KBC00B7A0M

Figure 9. Read2 Operation






#### PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programing of a byte/word or consecutive bytes/words up to 264, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation should not exceed 2 for main array and 3 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 264 words of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. About the pointer operation, please refer to the attached technical notes.


The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the three cycle address input and then serial data loading. The words other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status Bit(I/O 0) may be checked(Figure 10). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.


#### Figure 10. Program Operation



#### **COPY-BACK PROGRAM**

The copy-back program is configured to quickly and efficiently rewrite data stored in one page within the array to another page within the same array without utilizing an external memory. Since the time-consuming sequently-reading and its re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also need to be copied to the newly assigned free block. The operation for performing a copy-back is a sequential execution of page-read without burst-reading cycle and copying-program with the address of destination page. A normal read operation with "00h" command with the address of the source page moves the whole 264words data into the internal buffer. As soon as the Flash returns to Ready state, copy-back programming command "8Ah" may be given with three address cycles of target page followed. The data stored in the internal buffer is then programmed directly into the memory cells of the destination page. Once the Copy-Back Program is finished, any additional partial page programming into the copied pages is prohibited before erase. Since the memory array is internally partitioned into two different planes, copy-back program is allowed only within the same memory plane. Thus, A14, the plane address, of source and destination page address must be the same.






#### **BLOCK ERASE**

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A14 to A24 is valid while A9 to A13 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of  $\overline{\text{WE}}$  after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 12 details the sequence.

#### Figure 12. Block Erase Operation



### **READ STATUS**

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing <u>70h</u> command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.

#### Table4. Read Status Register Definition


I/O #	Status	Definition
I/O 0	Program / Erase	"0" : Successful Program / Erase
1,00		"1" : Error in Program / Erase
I/O 1		"0"
I/O 2	Reserved for Future Use	"O"
I/O 3		"0"
I/O 4		"O"
I/O 5		"O"
I/O 6	Device Operation	"0" : Busy "1" : Ready
I/O 7	Write Protect	"0" : Protected "1" : Not Protected
I/O 8~15	Not use	Don't care



#### **READ ID**

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Two read cycles sequentially output the manufacture code(ECh), and the device code respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 13 shows the operation sequence.

#### Figure 13. Read ID Operation



#### RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when WP is high. Refer to table 5 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Refer to Figure 14 below.

#### Figure 14. RESET Operation

R/B		trst	
l/Ox	(FFh)		 
Table5. Device	e Status		


	After Power-up	After Reset
Operation Mode	Read 1	Waiting for next command



#### Power-On Auto-Read

The device is designed to offer automatic reading of the first page without command and address input sequence during power-on. An internal voltage detector enables auto-page read functions when Vcc reaches about 1.8V. LOCKPRE pin controls activation of auto-page read function. Auto-page read function is enabled only when LOCKPRE pin is logic high state. Serial access may be done after power-on without latency.


#### Figure 16. Power-On Auto-Read





#### READY/BUSY

The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up resistor value is related to tr(R/B) and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(Fig 17). Its value can be determined by the following guidance.



Rp(min, 3.3V part) =	VCC(Max.) - VOL(Max.)	_	3.2V	
(min, 0.57 part) =	ΙΟL + ΣΙL	=	8mA + ΣI∟	_

where IL is the sum of the input currents of all devices tied to the  $R/\overline{B}$  pin.


Rp(max) is determined by maximum permissible limit of tr



#### **Data Protection & Power up sequence**

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2V(3.3V device). WP pin provides hardware protection and is recommended to be kept at VL during power-up and power-down and recovery time of minimum 10 $\mu$ s is required before internal circuit gets ready for any command sequences as shown in Figure 18. The two step command sequence for program/erase provides additional software protection.

#### Figure 18. AC Waveforms for Power Transition





## 64M Bit(4Mx16) Page Mode UtRAM

For Each Device




### POWER UP SEQUENCE

1. Apply power.

2. Maintain stable power(Vcc min.=2.7V) for a minimum 200 $\mu$ s with  $\overline{CS}$  and  $\overline{ZZ}$  high.

### TIMING WAVEFORM OF POWER UP



(POWER UP)

1. After Vcc reaches Vcc(Min.), wait 200 $\mu$ s with  $\overline{CS}$  and  $\overline{ZZ}$  high. Then you get into the normal operation.

CS	ZZ	OE	WE	LB	UB	DQ0~7	DQ8~15	Mode	Power
н	Н	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Deep Power Down
L	Н	X <sup>1)</sup>	X <sup>1)</sup>	Н	н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X <sup>1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X <sup>1)</sup>	L	L	н	Din	High-Z	Lower Byte Write	Active
L	Н	X <sup>1)</sup>	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

### FUNCTIONAL DESCRIPTION

1. X means don't care.(Must be low or high state)




### ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

ltem	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin, Vout	-0.2 to Vcc+0.3V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.6V	V
Power Dissipation	PD	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	ТА	-25 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

### STANDBY MODE STATE MACHINES



### STANDBY MODE CHARACTERISTIC

Power Mode	Memory Cell Data	Standby Current(µA)	Wait Time(µs)
Standby	Valid	150	0
Deep Power Down	Invaild	20	200



### **RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>**

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	2.9	3.1	V
Ground	Vss	0	0	0	V
Input high voltage	Viн	2.2	-	Vcc+0.22)	V
Input low voltage	VIL	-0.2 <sup>3)</sup>	-	0.6	V

1. TA=-25 to 85°C, otherwise specified.

Overshoot: Vcc+1.0V in case of pulse width ≤20ns.
Undershoot: -1.0V in case of pulse width ≤20ns.
Overshoot and undershoot are sampled, not 100% tested.

#### CAPACITANCE<sup>1</sup>)(f=1MHz, TA=25°C)

ltem	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

### DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ <sup>1)</sup>	Мах	Unit
Input leakage current	ILI	VIN=Vss to Vcc	-1	-	1	μΑ
Output leakage current	Ilo	$\overline{CS}$ =VIH, $\overline{ZZ}$ =VIH, $\overline{OE}$ =VIH or $\overline{WE}$ =VIL, VIO=Vss to Vcc	-1	-	1	μA
	ICC1	<u>Cy</u> cle time=1µs, 100% duty, lıo=0mA, CS≤0.2V, ZZ≥Vcc-0.2V, Vı⊳≤0.2V or Vı⊳≥Vcc-0.2V	-	-	15	mA
Average operating current	ICC2	Cycle time=tRC+3tPC, IIO=0mA, 100% duty, $\overline{CS}$ =VIL, $\overline{ZZ}$ =VIH, VIN=VIL or VIH	-	-	45	mA
Output low voltage	Vol	IoL=2.1mA	-	-	0.4	V
Output high voltage	Vон	Іон=-1.0mA	2.4	-	-	V
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, ZZ≥Vcc-0.2V, Other inputs=Vss to Vcc	-	-	150	μΑ
Deep Power Down	ISBD	ZZ≤0.2V, Other inputs=Vss to Vcc	-	-	20	μΑ

1. Typical values are tested at Vcc=2.9V, TA=25°C and not guaranteed.



### AC OPERATING CONDITIONS

**TEST CONDITIONS**(Test Load and Test Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load: CL=50pF

### AC CHARACTERISTICS (Vcc=2.7~3.1V, TA=-25 to 85°C)


			Spee	ed Bins		
	Parameter List	Symbol	7	Ons	Units	
			Min	Max		
	Read Cycle Time	tRC	70	-	ns	
	Address Access Time	taa	-	70	ns	
	Chip Select to Output	tco	-	70	ns	
	Output Enable to Valid Output	tOE	-	35	ns	
	UB, LB Access Time	tBA	-	70	ns	
	Chip Select to Low-Z Output	t∟z	10	-	ns	
Read	UB, LB Enable to Low-Z Output	tBLZ	10	-	ns	
Read	Output Enable to Low-Z Output	toLz	5	-	ns	
	Chip Disable to High-Z Output	tHZ	0	25	ns	
	UB, LB Disable to High-Z Output	tвнz	0	25	ns	
	Output Disable to High-Z Output	tонz	0	25	ns	
	Output Hold from Address Change	toн	5	-	ns	
	Page Cycle	tPC	25	-	ns	
	Page Access Time	tPA	-	20	ns	
	Write Cycle Time	twc	70	-	ns	
	Chip Select to End of Write	tcw	60	-	ns	
	Address Set-up Time	tas	0	-	ns	
	Address Valid to End of Write	tAW	60	-	ns	
	UB, LB Valid to End of Write	tBW	60	-	ns	
Write	Write Pulse Width	twp	55 <sup>1)</sup>	-	ns	
	Write Recovery Time	twr	0	-	ns	
	Write to Output High-Z	twнz	0	25	ns	
	Data to Write Time Overlap	tDW	30	-	ns	
	Data Hold from Write Time	tDH	0	-	ns	
	End Write to Output Low-Z	tow	5	-	ns	

1. tWP(min)=70ns for continuous write operation over 50 times.




#### TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, CS=OE=VIL, ZZ=WE=VIH, UB or/and LB=VIL)



#### TIMING WAVEFORM OF READ CYCLE(2)(ZZ=WE=VIH)



#### TIMING WAVEFORM OF PAGE CYCLE(READ ONLY)




#### (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device interconnection.
- 3. toE(max) is met only when  $\overline{\text{OE}}$  becomes enabled after tAA(max).
- 4. If invalid address signals shorter than min. tRC are continuously repeated for over 4us, the device needs a normal read timing(tRC) or needs to sustain standby state for min. tRC at least once in every 4us.



### TIMING WAVEFORM OF WRITE CYCLE(1)(WE Controlled, ZZ=VIH)




#### TIMING WAVEFORM OF WRITE CYCLE(2)(CS Controlled, ZZ=VIH)





#### TIMING WAVEFORM OF WRITE CYCLE(3)(UB, LB Controlled, ZZ=VIH)




#### (WRITE CYCLE)

1. A write occurs during the overlap(twp) of low CS and low WE. A write begins when CS goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high and  $\overline{WE}$  goes high. The twp is measured from the beginning of write to the end of write. 2. tcw is measured from the CS going low to the end of write.

3. tas is measured from the address valid to the beginning of write.

4. twe is measured from the end of write to the address change. twe is applied in case a write ends with  $\overline{CS}$  or  $\overline{WE}$  going high.

### TIMING WAVEFORM OF DEEP POWER DOWN MODE ENTRY AND EXIT



(DEEP POWER DOWN MODE)

1. When you toggle  $\overline{ZZ}$  pin low, the device gets into the Deep Power Down mode after 0.5µs suspend period.

2. To return to normal operation, the device needs Wake Up period.

3. Wake Up sequence is just the same as Power Up sequence.



# 8M Bit(512Kx16) SRAM



### **FUNCTIONAL DESCRIPTION**

CS <sub>1</sub>	CS <sub>2</sub>	OE	WE	LB	UB	DQ0~7	<b>DQ</b> 8~15	Mode	Power
Н	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby				
X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	н	н	High-Z	High-Z	Deselected	Standby
L	Н	Н	н	L	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	Н	Н	н	X <sup>1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	н	н	L	High-Z	Dout	Upper Byte Read	Active
L	н	L	Н	L	L	Dout	Dout	Word Read	Active
L	н	X <sup>1)</sup>	L	L	н	Din	High-Z	Lower Byte Write	Active
L	н	X <sup>1)</sup>	L	н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be low or high state)

### ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin, Vout	-0.2 to Vcc+0.3V(Max. 3.6V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.6	V
Power Dissipation	Po	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	ТА	-25 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions over 1 second may affect reliability.



### **RECOMMENDED DC OPERATING CONDITIONS<sup>1</sup>)**

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0	3.3	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.2 <sup>2)</sup>	V
Input low voltage	VIL	-0.2 <sup>3)</sup>	-	0.6	V

Note: 1. T<sub>A</sub>=-25 to 85°C, otherwise specified.

2. Overshoot: Vcc+2.0V in case of pulse width ≤20ns.

Undershoot: -2.0V in case of pulse width ≤20ns.
Overshoot and undershoot are sampled, not 100% tested.

### CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

### DC AND OPERATING CHARACTERISTIC

Item	Symbol	Test Conditions	Min	Typ <sup>1)</sup>	Max	Unit
Input leakage current	L	VIN=Vss to Vcc	-1	-	1	μΑ
Output leakage current	Ilo	$\overline{CS}_{1=VIH}$ or CS <sub>2</sub> =VIL or $\overline{OE}$ =VIH or $\overline{WE}$ =VIL or LB=UB=VIH, VIO=Vss to Vcc	-1	-	1	μΑ
Average operating current		<u>Cy</u> cle time=1μs, <u>10</u> 0%duty, lio=0mA, <del>CS</del> 1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥Vcc-0.2V, ViN≤0.2V or ViN≥Vcc-0.2V	-	-	5	mA
	ICC2	Cycle time=Min, IIO=0mA, 100% duty, CS1=VIL, CS2=VIH, LB=VIL or/and UB=VIL, VIN=VIL or VIH	s -	-	30	mA
Output low voltage	Vol	IOL = 2.1mA	-	-	0.4	V
Output high voltage	Vон	Iон = -1.0mA	2.4	-	-	V
Standby Current(CMOS)	ISB1	Other input =0~Vcc 1) $\overline{CS}_{1\geq}Vcc$ -0.2V, $CS_{2\geq}Vcc$ -0.2V( $\overline{CS}_{1}$ controlled) or 2) $0V\leq CS_{2}\leq 0.2V(CS_{2}$ controlled)	-	5.0	25	μΑ

1. Typical values are measured at Vcc=3.0V, Ta=25°C and not 100% tested.




## KBC00B7A0M

## **MCP MEMORY**

### **AC OPERATING CONDITIONS**

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load(see right): CL=30pF+1TTL



			Spee	d Bins	
	Parameter List	Symbol	55	ins	Units
			Min	Max	
	Read Cycle Time	tRC	55	-	ns
	Address Access Time	taa	-	55	ns
	Chip Select to Output	tco	-	55	ns
	Output Enable to Valid Output	tOE	-	25	ns
	UB, LB Access Time	tBA	-	55	ns
Read	Chip Select to Low-Z Output	tLZ	10	-	ns
Reau	UB, LB Enable to Low-Z Output	tBLZ	10	-	ns
	Output Enable to Low-Z Output	toLz	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	20	ns
	UB, LB Disable to High-Z Output	tвнz	0	20	ns
	Output Disable to High-Z Output	tонz	0	20	ns
	Output Hold from Address Change	tон	10	-	ns
	Write Cycle Time	twc	55	-	ns
	Chip Select to End of Write	tcw	45	-	ns
	Address Set-up Time	tas	0	-	ns
	Address Valid to End of Write	taw	45	-	ns
	UB, LB Valid to End of Write	tBW	45	-	ns
Write	Write Pulse Width	tWP	40	-	ns
	Write Recovery Time	twr	0	-	ns
	Write to Output High-Z	twнz	0	20	ns
	Data to Write Time Overlap	tDW	25	-	ns
	Data Hold from Write Time	tdн	0	-	ns
	End Write to Output Low-Z	tow	5	-	ns

### AC CHARACTERISTICS (Vcc=2.7~3.3V, TA=-25 to 85°C)

### DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Typ <sup>2)</sup>	Max	Unit
Vcc for data retention	Vdr	CS1≥Vcc-0.2V <sup>1</sup> )	1.5	-	3.3	V
Data retention current	Idr	Vcc=1.5V, CS1≥Vcc-0.2V <sup>1</sup> )	-	1.0	15	μA
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ns
Recovery time	trdr		tRC	-	-	115

1. 1)  $\overline{CS}_1 \ge Vcc-0.2V$ ,  $CS_2 \ge Vcc-0.2V(\overline{CS}_1 \text{ controlled})$  or


2) 0≤CS2≤0.2V(CS2 controlled)

2. Typical values are measured at TA=25°C and not 100% tested.




### **TIMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH, UB or/and LB=VIL)



#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES (READ CYCLE)

1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.


2. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device interconnection.



#### TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




#### TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





#### TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)



#### NOTES (WRITE CYCLE)


1. <u>A</u> write occurs during the overlap(twP) of low  $\overline{CS}1$  and low  $\overline{WE}$ . <u>A</u> write begins when  $\overline{CS}1$  goes low and  $\overline{WE}$  goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when  $\overline{CS}1$  goes high and  $\overline{WE}$  goes high. The twP is measured from the beginning of write to the end of write.

2. tcw is measured from the  $\overline{\text{CS}}$ 1 going low to the end of write.

3. tas is measured from the address valid to the beginning of write.

4. twr is measured from the end of write to the address change. twr is applied in case a write ends with CS1 or WE going high.

### DATA RETENTION WAVE FORM



SAMSUNG

### PACKAGE DIMENSION

