Features

- 0.8
 µ drawn gate length combined with triple level metal provides outstanding speed/power performance
- Design translation of existing ASIC, PLD and FPGA designs provide for easy alternate sourcing with equivalent performance
- All ATL80 arrays can operate at 5.0 volts and 3.3 volts for lowpower applications
- Product testability is improved using techniques such as serial and boundary scan, ATPG, built-in self test and JTAG
- ATL80 arrays can be screened to MIL-STD-883

Description

The high-performance ATL80 Series CMOS gate arrays offer superior system performance, flexibility, testability and board utilization. The ATL80 gate arrays employ an advanced technology $0.8~\mu$ -drawn, triple-level metal, Si-gate, CMOS technology processed in a U.S.-based, manufacturing facility.

Atmel's efficient routing scheme combined with tight spacing for three total layers allows Atmel to provide more gates and faster speeds. With double row bond pads as a standard feature, high I/O gate arrays can easily be accommodated. The ATL80 gate array can have 3.3 volt and 5.0 volt I/O on the same chip.

Atmel's flexible design system uses industry design standards and is compatible with popular CAD/CAE software and hardware packages. The $0.8~\mu$ magro cell libraries are upward compatible with the existing $1.0~\mu$ libraries and design utilities. The customer can start designing with the ATL80 series today using existing CAD/CAE tools.

ATL80 Array Organization

		484. *		
Device Number	Maximum Gates	Floutable Gates	Max Pin Count	Gate(1) Speed
ATL80/14	13,700	9,000	100	200 ps
ATL80/25	22 500 + 4	12,000	120	200 ps
ATL80/35	35,000	20,000	144	200 ps
ATL80/60	61,000	35,000	180	200 ps
ATL80/90	87,000	45,000	208	200 ps
ATL80/140	140,000	70,000	256	200 ps
ATL80/200	194,000	90,000	304	200 ps
ATL80/250	242,000	100,000	340	200 ps
ATL80/300	296,000	120,000	360	200 ps
ATL80/425	422,000	160,000	424	200 ps
ATL80/550	580,000	200,000	490	200 ps

Note: 1. Nominal 2 Input Nand Gate With a Fan Out of 2

ATL80
Series
Gate
Arrays
0.8 Micron

ATL80/14 ATL80/25 ATL80/35 ATL80/60 ATL80/90 ATL80/140 ATL80/200 ATL80/250 ATL80/300 ATL80/425 ATL80/550 Preliminary





ATL80 Design

Design Systems Supported


The ATL80 gate arrays are supported on the same design systems as our 1.0μ ATL gate arrays. Atmel supports the major CAE/CAD software systems with complete macro cell libraries (symbols, timing and function), as well as utilities for checking the netlist and accurate pre-route delay simulations. Atmel uses Cadence's Verilog as our golden simulator. The following design systems are supported:

Cadence Viewlogic Mentor Dazix Valid Synopsys Racal-Redac

Design Flow

The design flow for the ATL80 gate arrays is the same as the 1.0μ ATL gate arrays. While Atmel provides four options for implementing a gate array design, they all have the same flow. Data base acceptance is the first milestone. This is when Atmel receives and accepts the complete design data base. Preliminary design review is where the performance of the design is set based on the Cadence simulation. Final design review is the last review of the design before making masks. The back annotation data is incorporated into the simulations. After final design review masks are released and prototypes, in ceramic packages, are delivered.

ATL80 Gate Array Design Flow



Design Options

Schematic Capture

Schematic capture and simulation are performed by the customer using an Atmel supplied macro cell library. The customer can also receive complete back annotation delay data for post-route simulation.

VHDL/Verilog-HDL

Atmel can accept Register Transfer Level (RTL) designs for VHDL (MIL-STD-454, IEEE STD 1076) or Verilog-HDL format. Atmel fully supports Synopsys for VHDL simulation as well as synthesis. Design via VHDL or Verilog-HDL is the preferred method of performing a gate array design.

ASIC Design Translation

Atmel has successfully translated dozens of existing designs from most major ASIC vendors (LSI Logic, Oki,

NEC, Fujitsu and others) into our gate arrays. These designs have been optimized for speed, gate count, modified to add logic or memory, or replicated for a pin-for-pin compatible, drop-in replacement.

FPGA and EPLD Conversions

Atmel has successfully translated existing FPGA/EPLD designs from most major vendors (Xilinx, Actel, Altera, AMD & Atmel) into our gate arrays. The design can be optimized for speed or power consumption, modified to add logic or memory or replicated for a pin-for-pin compatible, drop-in replacement. Atmel frequently combines several devices onto a single gate array.





ATL80 Series Cell Library

Atmel's ATL80 series gate arrays use cells from an accurately modeled and highly flexible library. The cell library contains over 120 hard-wired data path elements and has been characterized via extensive SPICE modeling at the transistor level and verified through measurements made on fabricated test arrays. Characterization has been

performed over the military temperature and voltage ranges, to ensure that the simulation accurately predicts the performance of the finished product. Atmel is continually expanding the ATL80 series cell library with both soft and hard macros. Check with your sales representative for the most recent additions.

Cell Guide

Buffers and Inverters

1x Buffer 1x Inverter 2x Buffer Dual 1x Inverter 2x Buffer with Enable Quad 1x Inverter 2x Buffer with Enable Low Quad Tri-state Inverter 3x Buffer 2x Inverter 4x Buffer Dual 2x Inverter 8x Buffer 2x Tri-state Inverter 12x Buffer 3x inverter 16x Buffer 4x Inverter Delay Buffer 2.0 ns 8x Inverter Delay Buffer 3.5 ns 10x Inverter Delay Buffer 8.0 ns AND, NAND, OR, NOR Gates 2 input AND 2 input NOR 2 input AND with High Drive Dual 2 input NOR 3 input AND 2 input NOR with High Drive 3 input AND with High Drive 3 input NOR 4 input AND 3 input NOR with High Drive 4 input AND with High Drive 4 input NOR 5 input AND 4 input NOR with High Drive 2 input NAND 5 input NOR Dual 2-input NAND 8 input NOR 2 input NAND with High Drive 16 input NOR with High Drive 3 input NAND 2 input OR 3 input NAND with High Drive 2 input OR with High Drive 4 input NAND 3 input OR 4 input NAND with High Drive 3 input OR with High Drive 5 input NAND 4 input OR 5 input NAND with High Drive 4 input OR with High Drive 6 input NAND 6 input NAND with High Drive 8 input NAND

8 input NAND with High Drive

Cell Guide

D Flip-flop with Set/Reset

JK Flip-flop with Clear

JK Flip-flop with Clear/Preset

JK Flip-flop

Multiplexers 2:1 MUX 4:1 MUX 4:1 MUX w/o Buffered Inputs 2:1 MUX with High Drive 4:1 MUX w/o Buffered Inputs, High Drive inverting 2:1 MUX w/o Buffered Inputs Inverting 2:1 MUX w/o Buffered Inputs, High Drive 5:1 MUX with High Drive 2:1 MUX with Enable Low 8:1 MUX Quad 2:1 MUX with Enable 8:1 MUX with Enable Low Quad 2:1 MUX 8:1 MUX High Drive Inverting 3:1 MUX w/o Buffered Inputs Inverting 3:1 MUX w/o Buffered Inputs, High Drive AND/OR, OR/AND Gates 3 input OR AND INVERT 3 input AND OR INVERT 3 input AND OR INVERT with High Drive 3 input OR AND INVERT with High Drive 4 input AND OR INVERT 4 input OR AND INVERT 4 input AND OR INVERT with High Drive 4 input OR AND INVERT with High Drive 8 input OR AND INVERT 6 input AND OR INVERT 6 input AND OR INVERT with High Drive 4 input OR AND INVERT with 2 inputs to AND **Exclusive OR/NOR Gates** 1 bit Adder 2 input Exclusive OR with High Drive 1 bit Adder with Buffered Outputs 2 input Exclusive NOR 7 input Carry Lookahead 2 input Exclusive NOR with High Drive 2 input Exclusive OR **Decoders** 2:4 Decoder 3:8 Decoder with Low Enable 2:4 Decoder with Low Enable Flip-flops/Latches D Flip-flop LATCH D Flip-flop with Clear/Preset LATCH with Complementary Outputs D Flip-flop with Clear LATCH with Inverted Gate Signal D Flip-flop with High Drive QUAD LATBG with Common Gate Signal D Flip-flop with Reset LATCH with High Drive D Flip-flop with Set QUAD Inverting LATCH



LATCH with Reset

LATCH with Set and Reset

LATCH with Set



Cell Guide

Scan Cells

Set-scan Register

Set-scan Register with Clear and Preset

Set-scan Register with Reset

Set-scan Register with Set

Set-scan Register with Set and Reset

I/O Options

Input, Output, Bidirectional, Tristate Output, Internal Clock Driver and Oscillator

Output Drive Value Programmable from 2 mA to 24 mA in 2 mA increments with Slew Rate Control

CMOS or TTL Operation

Schmitt Trigger (Bidirectional, Input)

Testable NAND Gate on Input (Bidirectional, Input)

Inverting and Non-inverting Input Buffers (Bidirectional, Input)

Pullup Resistor - 10K Ω to 310K Ω

Pulldown Resistor - 3.5K Ω to 108.5K Ω

74XX Series Soft Macros

24 cells available

HDL Macros - Available in Verilog-HDL or VHDL Simulation Models

Function Group	Available Cells	
adder	37	
alu	29	
baud rate generator	3	
comparator	18	
counter	27	
fifo	56	
incrementor/decrementor	60	
mux	7	
parity/error correction	15	
scan	31	
shifter	9	
multipliers	10	

CMOS/TTL Input Interface Characteristics

Interface	Logic High	Logic Low	Switchpoint
CMOS	3.5 V Minimum	1.5 V Maximum	V _{DD} /2 Typical
TTL	2.0 V Minimum	0.8 V Maximum	1.4 V Typical

Absolute Maximum Ratings*

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0 V to +7.0 V(1)
Maximum Operating Voltage	6.0 V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is V_{DD} + 0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

5.0 Volt DC Characteristics

Applicable over recommended operating range from T_a = -55°C to +125°C, V_{DD} = 4.5 V to 5.5 V (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
lн	Input Leakage High	$V_{IN} = V_{DD}, \ V_{DD} = 5.5 \text{ V}$		0.01	10	μА
I _{IL}	Input Leakage Low (no pull-up)	V _{IN} = V _{SS} , V _{DD} = 5.5 V	-10	0.01	•	μА
	40K pull-up	$V_{IN} = V_{SS}$, $V_{DD} = 5.5 V$	-325	-160	-40	μΑ
loz	Output Leakage (no pull-up)	$V_{IN} = V_{DD}$ or V_{SS} , $V_{DD} = 5$.	5 V-10	0.01	10	μА
los	Output Short Circuit Current (3 x Buffer) ⁽²⁾	V _{DD} = 5.5 V, V _{OUT} = V _{DD} V _{DD} = 5.5 V, V _{OUT} = V _{SS}	10 -100	50 -50	100 -10	mA mA
V _{IL}	TTL Input Low Voltage				8.0	٧
VIL	CMOS Input Low Voltage		-		0.3 x V _{DD}	٧
V _{IH}	TTL Input High Voltage		2.0			٧
V _{IH}	CMOS Input High Voltage		0.7 x V _{DD}			٧
V _T	TTL Switching Threshold CMOS Switching Threshold	V _{DD} = 5.0 V, 25°C V _{DD} = 5.0 V, 25°C	.,	1.4 2.4		V V
V _{OL}	Output Low Voltage Output buffer has 12 stages of drive capability with 2 mA loL per stage.	I _{OL} = as rated V _{DD} = 4.5 V		0.2	0.4	V
V _{OH}	Output High Voltage Output buffer has 12 stages of drive capability with -2 mA I _{OH} per stage	V _{DD} = 4.5 V	0.7 x V _{DD}	4.2		V

Note: 2. This is the specification for the 3 x Output Buffer. Output short circuit current for other outputs will scale accordingly. Not more than one output shorted at a time, for a maximum of one second, is allowed.





3.3 Volt DC Characteristics

Applicable over recommended operating range from $T_a = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD} = 3.0 \text{ V}$ to 3.6 V (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
I _{IH}	Input Leakage High	V _{IN} = V _{DD} , V _{DD} = 3.6 V		0.01	10	μΑ
I _{IL}	Input Leakage Low (no pull-up) 40K pull-up	V _{IN} = V _{SS} , V _{DD} = 3.6 V V _{IN} = V _{SS} , V _{DD} = 3.6 V	-10 -200	0.01 -60	-10	μA μA
loz	Output Leakage (no pull-up)	V _{IN} = V _{DD} or V _{SS} , V _{DD} = 3	.6 V-10	0.01	10	μА
los	Output Short Circuit Current (3 x Buffer) ⁽²⁾	V _{DD} = 3.6 V, V _{OUT} = V _{DD} V _{DD} = 3.6 V, V _{OUT} = V _{SS}	5 -60	25 -25	60 -5	mA mA
V _{IL}	CMOS Input Low Voltage				0.3 x V _{DD}	٧
V _{IH}	CMOS Input High Voltage		0.7 x V _{DC})		٧
V _T	CMOS Switching Threshold	V _{DD} = 3.3 V, 25°C		1.5		٧
V _{OL}	Output Low Voltage Output buffer has 12 stages of drive capability with 1 mA I _{OL} per stage.	i _{OL} = as rated V _{DD} = 3.0 V			0.4	V
V _{OH}	Output High Voltage Output buffer has 12 stages of drive capability with -1 mA IOH per stage.	I _{OH} = as rated V _{DD} = 3.0 V	0.7 x V _D)		٧

Note: 2. This is the specification for the 3 x Output Buffer. Output short circuit current for other outputs will scale accordingly. Not more than one output shorted at a time, for a maximum of one second, is allowed.

I/O Buffer DC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
CiN	Capacitance, Input Buffer (Die)	5.0 V, 3.3 V		2.4		рF
C _{OUT}	Capacitance, Output Buffer (Die)	5.0 V, 3.3 V		5.6		pF
C _{I/O}	Capacitance, Bi-Directional	5.0 V, 3.3 V		6.6		pF
Schmitt T	rigger					
V+	TTL Positive Threshold	25°C, 5.0 V		1.8	2.0	
	CMOS Positive Threshold	25°C, 5.0 V		3.2	3.5	٧
V-	TTL Negative Threshold	25°C, 5.0 V	0.6	8.0		
	CMOS Negative Threshold	25°C, 5.0 V	1.0	1.2		٧
ΔV	TTL Hysteresis	25°C, 5.0 V	0.4	1.0		
	CMOS Hysteresis	25°C, 5.0 V	1.0	2.0		_
V+	CMOS Positive Threshold	25°C, 3.3 V		2.2	2.3	٧
V-	CMOS Negative Threshold	25°C, 3.3 V	0.65	0.9		٧
ΔV	CMOS Hystersis	25°C, 3.3 V	0.65	1.3		

I/O Buffers


- Programmable output drive
 (2 to 24 mA I_{OL}, -2 to -24 mA I_{OH} for 5.0 V
 1 to 12 mA I _{OL}, -1 to -12 mA I_{OH} for 3.3 V)
- · 3,000 volts ESD protection
- Built-in configurable test logic

The ATL80 series input/output ring contains the I/O buffer circuitry capable of sourcing and sinking currents up to 24 mA, and responds to CMOS or TTL logic levels. All outputs can be switched to a high impedance state. I/O locations on this ring can accommodate bidirectional cells.

è

AC Characteristics

Delay vs V_{CC}




- 3.3 Volts V_{dd}

- 5.0 Volts V_{dd}

2 input NAND Temp = 25°C FO = 2

Delay vs Fanout




- 3.3 Volts V_{dd}

→ 5.0 Volts V_{dd}

2 input NAND Temp = 25°C

Delay vs Temperature



-E- 3.3 Volts V_{dd}

- 5.0 Volts V_{dd}

2 input NAND FO = 2





Design for Testability

Atmel supports a full range of Design-for-Test improvement techniques which reduce design and prototype debug time, production test time, and board and system test time. These techniques can also improve system level test and diagnostic capability.

The ATL80 arrays support the Joint Test Action Group (JTAG) boundary scan architecture. The required soft and hard macros to implement IEEE 1149.1 compliant architecture are available in our macro cell library. Use of JTAG allows for scan testing with only 4-5 additional pins required.

Atmel can also provide automatic high fault coverage test pattern generation (ATPG) via Synopsys Test Compiler. By following a set of design rules, Test Compiler can automatically insert the scan cells and generate test vectors providing greater than 95% fault coverage. This is the easiest, and least expensive method for designing testability into a gate array design.

Advanced Packaging


Atmel supports a wide variety of standard packages for the ATL80 series, but also offers its ATL80 series gate arrays in packages that are custom designed to maintain the performance obtained in the silicon.

All of Atmel's standard packages have been characterized for thermal and electrical performance. When a standard package can't meet a customer's needs, Atmel's package design center can develop a package to precisely fit the application. The company has delivered custom-designed packages in a wide variety of configurations, including multichip modules and Tape Automated Bonding (TAB) packages. Atmel's domestic packaging facility manufactures commercial, industrial, Class B and modified Class S level product.

Packaging Options

Package Type	Pin Count
TQFP	44, 48, 64, 80, 100, 144, 160, 208, 240, 248, 304
PQFP	44, 64, 68, 80, 100, 120, 128, 132, 136, 144, 160, 184, 208, 232, 256, 304
PLCC	28, 44, 68, 84
PPGA	68, 84, 100, 120, 132, 144, 180, 224
CPGA	64, 68, 84, 100, 124, 144, 155, 180, 223, 224, 256, 299, 391
CQFP	64, 68, 84, 132, 160, 224, 340
CLCC	44, 52, 84, 132, 148, 196
TAB	68, 100, 120, 128, 144, 160, 180, 208, 224, 256, 292, 304, 338, 360

Military Product Flow Chart



Actel, Altera, AMD, Cadence, DAZIX, Fujitsu, LSI Logic, Mentor, NEC, Oki, Racal-Redac, Synopsys, Valid, Verilog-XL, Viewlogic, and Xilinx may be registered trademarks of others.

