PRELIMINARY PRODUCT SPECIFICATIONS

**Integrated Circuits Group** 

# LH28F640BFHE-PTTL80

# Flash Memory 64M (4M × 16)

(Model No.: LHF64FA2)

Spec No.: FM025005 Issue Date: May 10, 2002

#### LHF64FA2

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools

SHARP

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
  - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
  - Mainframe computers
  - Traffic control systems
  - Gas leak detectors and automatic cutoff devices
  - Rescue and security equipment
  - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
  - Aerospace equipment
  - Communications equipment for trunk lines
  - Control equipment for the nuclear power industry
  - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

# SHARP

# LHF64FA2

## CONTENTS


48-Lead TSOP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program 8
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write 12
Block Locking State Transitions upon WP# Transition 13
Status Register Definition 14

Extended Status Register Definition 15
Partition Configuration Register Definition 16
Partition Configuration 16
1 Electrical Specifications 17
1.1 Absolute Maximum Ratings 17
1.2 Operating Conditions 17
1.2.1 Capacitance 18
1.2.2 AC Input/Output Test Conditions 18
1.2.3 DC Characteristics 19
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations
1.2.6 Reset Operations
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information

1

SHARP

#### LHF64FA2



The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}$ =2.7V-3.6V and  $V_{PP}$ =1.65V-3.6V or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

\* ETOX is a trademark of Intel Corporation.

Figure 1. 48-Lead TSOP (Normal Bend) Pinout

SHARP

LHF64FA2

		Table 1. Pin Descriptions
Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>21</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses. 64M: A <sub>0</sub> -A <sub>21</sub>
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code identifier code and partition configuration register code reads. Data pins float to high- impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low $(V_{IL})$ , RST# resets internal automation and inhibits write operations which provides data protection. RST#-high $(V_{IH})$ enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is $V_{IL}$ , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked down. When WP# is $V_{IH}$ , lock-down is disabled.
V <sub>PP</sub>	INPUT	MONITORING POWER SUPPLY VOLTAGE: $V_{PP}$ is not used for power supply pin With $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying $12V\pm0.3V$ to $V_{PP}$ provides fast erasing or fast programming mode. In this mode, $V_{PP}$ is power supply pin. Applying $12V\pm0.3V$ to $V_{PP}$ during erase/program can only be done for a maximum of 1,000 cycles on each block. $V_{PP}$ may be connected to $12V\pm0.3V$ for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
V <sub>CCQ</sub>	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/outpu pins.
GND	SUPPLY	GROUND: Do not float any ground pins.

	]	Table 2. Simultaneous Operation Modes Allowed with Four Planes <sup>(1, 2)</sup>									
		THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:									
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Hrase
Read Array	Х	Х	Х	Х	X	X		Х	<b>F</b>	X	X
Read ID/OTP	Х	Х	Х	Х	Х	X	İ	Х		Х	Х
Read Status	Х	Х	Х	Х	Х	X	Х	Х	X	Х	Х
Read Query	Х	Х	Х	Х	X	Х	1	Х		Х	Х
Word Program	Х	Х	Х	Х	İ				1		Х
Page Buffer Program	Х	Х	Х	Х							Х
OTP Program		1	Х						1		
Block Erase	Х	Х	Х	Х	İ				1		
Full Chip Erase			Х		İ						
Program Suspend	Х	Х	Х	Х							X
Block Erase Suspend	Х	Х	Х	Х	X	X				X	

(1, 2)241. E DI **T** 1 1 0 4 11

#### NOTES:

"X" denotes the operation available.
 Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

SHARP

#### LHF64FA2

	-	CK NUMBER	ADDRESS R
	134 133	4K-WORD 4K-WORD	3FF000H - 3FFFFF 3FE000H - 3FEFFFI
	133	4K-WORD	3FD000H - 3FDFFF
	131	4K-WORD	3FC000H - 3FCFFF
	130	4K-WORD	3FB000H - 3FBFFF
	129 128	4K-WORD 4K-WORD	3FA000H - 3FAFFF 3F9000H - 3F9FFFF
	120	4K-WORD	3F8000H - 3F8FFFH
	126	32K-WORD	3F0000H - 3F7FFFH
_	125	32K-WORD	3E8000H - 3EFFFF
Ξ	124 123	32K-WORD 32K-WORD	3E0000H - 3E7FFF 3D8000H - 3DFFFF
¥.	123	32K-WORD	3D0000H - 3D7FFFI
Ľ.	121	32K-WORD	3C8000H - 3CFFFFI
ž	120	32K-WORD	3C0000H - 3C7FFF
Ē	119 118	32K-WORD 32K-WORD	3B8000H - 3BFFFF 3B0000H - 3B7FFFF
Ξ	117	32K-WORD	3A8000H - 3AFFFF
Σ	116	32K-WORD	3A0000H - 3A7FFFI
RA		32K-WORD	398000H - 39FFFFH
A	114	32K-WORD 32K-WORD	390000H - 397FFFH 388000H - 38FFFFH
Ð	112	32K-WORD	380000H - 387FFFH
E3	111	32K-WORD	378000H - 37FFFFH
PLANE3 (PARAMETER PLANE)	110	32K-WORD	370000H - 377FFFH
ΓA	109 108	32K-WORD 32K-WORD	368000H - 36FFFFH 360000H - 367FFFH
Ы	103	32K-WORD	358000H - 35FFFFH
	106	32K-WORD	350000H - 357FFFH
	105	32K-WORD	348000H - 34FFFFH
	104	32K-WORD 32K-WORD	340000H - 347FFFH 338000H - 33FFFFH
		32K-WORD	330000H - 337FFFH
	101	32K-WORD	328000H - 32FFFFH
	100	32K-WORD	320000H - 327FFFH
	99 98	32K-WORD 32K-WORD	318000H - 31FFFFH 310000H - 317FFFH
	97	32K-WORD	308000H - 30FFFFH
	96	32K-WORD	300000H - 307FFFH
	95	32K-WORD	2F8000H - 2FFFFF
	94	32K-WORD	2F0000H - 2F7FFF
	93	32K-WORD	2E8000H - 2EFFFF 2E0000H - 2E7FFF
	92 91	32K-WORD 32K-WORD	2D8000H - 2DFFFF
	90	32K-WORD	2D0000H - 2D7FFF
	89	32K-WORD	2C8000H - 2CFFFF
	88	32K-WORD	2C0000H - 2C7FFFI
E)	87	32K-WORD 32K-WORD	2C0000H - 2C7FFF 2B8000H - 2BFFFF
NE)	87 86	32K-WORD	2C0000H - 2C7FFFI
LANE)	87 86 85 84	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2BFFFF 2B0000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFF
PLANE)	87 86 85 84 83	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2BFFFFI 2B0000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFFI 298000H - 29FFFFF
M PLANE)	87 86 85 84 83 82	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2BFFFFI 2B8000H - 2B7FFFI 2A8000H - 2A7FFFI 2A0000H - 2A7FFF 298000H - 297FFFFI 299000H - 297FFFFI
<b>JRM PLANE)</b>	87 86 85 84 83	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2BFFFF 2B8000H - 2BFFFF 2A8000H - 2AFFFF 2A0000H - 2A7FFF 298000H - 29FFFFF 298000H - 29FFFFF 288000H - 28FFFFF
(FORM PLANE)	87 86 85 84 83 82 81	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2B7FFFI 2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 298000H - 297FFFF 288000H - 297FFFF 288000H - 287FFFF 280000H - 27FFFFF
INIFORM PLANE)	87 86 85 84 83 82 81 80 79 78	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFJ 2B8000H - 2BFFFF 2B0000H - 2BFFFF 2A8000H - 2AFFFF 2A8000H - 2A7FFF 298000H - 29FFFF 298000H - 297FFFF 288000H - 287FFFF 280000H - 287FFFF 278000H - 27FFFF 278000H - 27FFFF
(UNIFORM PLANE)	87 86 85 84 83 82 81 80 79 78 77	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFF 2B8000H - 2B7FFF 2B0000H - 2B7FFF 2A8000H - 2A7FFF 2A8000H - 2A7FFF 288000H - 297FFFF 288000H - 297FFFF 288000H - 287FFFF 278000H - 277FFFF 278000H - 277FFFF 268000H - 277FFFF
E2 (UNIFORM PLANE)	87 86 85 84 83 82 81 80 79 78	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFJ 2B8000H - 2B7FFF 2B0000H - 2B7FFF 2A8000H - 2A7FFF 2A8000H - 2A7FFF 298000H - 297FFFF 288000H - 297FFFF 288000H - 287FFFF 278000H - 277FFFF 278000H - 277FFFF 268000H - 267FFFF
NE2 (UNIFORM PLANE)	87         86           85         84           83         82           81         80           79         78           77         76	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2B7FFFI 2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A8000H - 2A7FFF 298000H - 297FFFFI 288000H - 297FFFFI 288000H - 287FFFFI 278000H - 277FFFFI 270000H - 277FFFFI 268000H - 267FFFFI 268000H - 267FFFFI 268000H - 267FFFFI 258000H - 257FFFFI
LANE2 (UNIFORM PLANE)	87           86           85           84           83           82           81           80           79           78           77           76           75           74           73	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2B7FFFI 2B8000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFF 280000H - 297FFFFI 280000H - 297FFFFI 280000H - 287FFFFI 270000H - 277FFFFI 268000H - 26FFFFI 268000H - 267FFFFI 2560000H - 257FFFFI 258000H - 257FFFFI 258000H - 257FFFFI 248000H - 24FFFFFI
PLANE2 (UNIFORM PLANE)	87           86           85           84           83           82           81           80           79           78           77           76           75           74           73           72	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2B7FFFI 2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 290000H - 297FFFF 280000H - 297FFFF 280000H - 287FFFF 280000H - 287FFFF 270000H - 277FFFF 260000H - 267FFFF 260000H - 267FFFF 258000H - 257FFFF 248000H - 247FFFF 248000H - 247FFFF
PLANE2 (UNIFORM PLANE)	87           86           85           84           83           82           81           80           79           78           77           76           75           74           73           72           71	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2B7FFFI 2B8000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFF 280000H - 297FFFFI 280000H - 297FFFFI 280000H - 287FFFFI 270000H - 277FFFFI 268000H - 26FFFFI 268000H - 267FFFFI 2560000H - 257FFFFI 258000H - 257FFFFI 258000H - 257FFFFI 248000H - 24FFFFFI
PLANE2 (UNIFORM PLANE)	87           86           85           84           83           82           81           80           79           78           77           76           75           74           73           72	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2B7FFFI 2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 298000H - 297FFFH 288000H - 297FFFH 288000H - 287FFFH 278000H - 287FFFF 260000H - 27FFFFF 260000H - 267FFFH 258000H - 257FFFH 258000H - 25FFFFF 248000H - 247FFFFH 248000H - 247FFFFF 248000H - 247FFFFF
PLANE2 (UNIFORM PLANE)	$\begin{array}{r} 87\\ 86\\ 85\\ 84\\ 83\\ 82\\ 81\\ 80\\ 79\\ 78\\ 77\\ 76\\ 75\\ 74\\ 73\\ 72\\ 71\\ 70\\ 69\\ 68\\ \end{array}$	32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2B7FFFI 2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 298000H - 297FFFF 280000H - 297FFFF 280000H - 287FFFF 280000H - 287FFFF 260000H - 277FFFF 260000H - 267FFFF 260000H - 257FFFF 260000H - 257FFFF 248000H - 24FFFFF 248000H - 24FFFFF 248000H - 237FFFF 230000H - 23FFFFF 228000H - 22FFFFF 228000H - 22FFFFF 228000H - 22FFFFF 228000H - 22FFFFF
PLANE2 (UNIFORM PLANE)	$\begin{array}{r} 87\\ 86\\ 85\\ 84\\ 83\\ 82\\ 81\\ 80\\ 79\\ 78\\ 77\\ 76\\ 75\\ 74\\ 73\\ 72\\ 71\\ 70\\ 69\\ 68\\ 67\\ \end{array}$	32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2C7FFFI 2B0000H - 2B7FFFI 2A8000H - 2AFFFF 2A0000H - 2A7FFF 298000H - 297FFFH 288000H - 297FFFH 288000H - 287FFFH 288000H - 287FFFH 268000H - 287FFFFH 268000H - 267FFFH 268000H - 267FFFH 288000H - 25FFFFF 248000H - 247FFFFH 238000H - 247FFFFH 238000H - 23FFFFF 230000H - 23FFFFF 228000H - 227FFFFH 228000H - 227FFFFH 228000H - 227FFFFH 228000H - 227FFFFH 228000H - 227FFFFH 228000H - 227FFFFH 228000H - 227FFFFH
PLANE2 (UNIFORM PLANE)	$\begin{array}{r} 87\\ 86\\ 85\\ 84\\ 83\\ 82\\ 81\\ 80\\ 79\\ 78\\ 77\\ 76\\ 75\\ 74\\ 73\\ 72\\ 71\\ 70\\ 69\\ 68\\ \end{array}$	32K-WORD 32K-WORD	2C0000H - 2C7FFFI 2B8000H - 2B7FFFI 2B0000H - 2B7FFFI 2A8000H - 2A7FFF 2A0000H - 2A7FFF 290000H - 297FFFF 280000H - 297FFFF 280000H - 287FFFF 280000H - 287FFFF 260000H - 277FFFF 260000H - 267FFFF 260000H - 257FFFF 260000H - 257FFFF 248000H - 24FFFFF 248000H - 24FFFFF 248000H - 237FFFF 230000H - 23FFFFF 228000H - 22FFFFF 228000H - 22FFFFF 228000H - 22FFFFF 228000H - 22FFFFF 228000H - 22FFFFF

	BLC	OCK NUMBE	R ADDRESS RANGE
	63	32K-WORD	1F8000H - 1FFFFFH
	62	32K-WORD	1F0000H - 1F7FFFH
	61	32K-WORD	1E8000H - 1EFFFFH
	60	32K-WORD	1E0000H - 1E7FFFH
	59	32K-WORD	1D8000H - 1DFFFFH
	58	32K-WORD	1D0000H - 1D7FFFH
	57	32K-WORD	1C8000H - 1CFFFFH 1C0000H - 1C7FFFH
	56 55	32K-WORD 32K-WORD	1B8000H - 1BFFFFH
Ξ	54	32K-WORD	1B0000H - 1B7FFFH
Z	53	32K-WORD	1A8000H - 1AFFFFH
PLANE1 (UNIFORM PLANE)	52	32K-WORD	1A0000H - 1A7FFFH
Ы	51	32K-WORD	198000H - 19FFFFH
Σ	50	32K-WORD	190000H - 197FFFH
2	49	32K-WORD	188000H - 18FFFFH
Ģ	48	32K-WORD	180000H - 187FFFH
目	47	32K-WORD	178000H - 17FFFH
5	46	32K-WORD	170000H - 177FFFH
Ð	45	32K-WORD	168000H - 16FFFH
Ξ	44 43	32K-WORD 32K-WORD	160000H - 167FFFH 158000H - 15FFFFH
Ē	42	32K-WORD	150000H - 157FFFH
$\mathbf{A}$	41	32K-WORD	148000H - 14FFFH
님	40	32K-WORD	140000H - 147FFFH
_	39	32K-WORD	138000H - 13FFFFH
	38	32K-WORD	130000H - 137FFFH
	37	32K-WORD	128000H - 12FFFFH
	36	32K-WORD	120000H - 127FFFH
	35	32K-WORD	118000H - 11FFFFH
	34	32K-WORD	110000H - 117FFFH
	33 32	32K-WORD 32K-WORD	108000H - 10FFFFH 100000H - 107FFFH
NIFORM PLANE)	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	0E8000H - 0EFFFFH           0E0000H - 0EFFFFH           0D8000H - 0DFFFFH           0C0000H - 0DFFFFH           0C0000H - 0CFFFFH           0B80000H - 0B7FFFH           0B80000H - 0B7FFFH           0A0000H - 0A7FFFH           0A0000H - 0A7FFFH           0980000H - 097FFFH           0980000H - 097FFFH           0980000H - 097FFFH           0980000H - 097FFFH           0980000H - 087FFFH           088000H - 087FFFH           078000H - 07FFFH           078000H - 07FFFFH           078000H - 07FFFFH           0780000H - 07FFFFH           0780000H - 07FFFFH           0780000H - 07FFFFH
5	13	32K-WORD	068000H - 06FFFFH
) (	12	32K-WORD	060000H - 067FFFH
Ĕ	11	32K-WORD	058000H - 05FFFFH
PLANE	10	32K-WORD	050000H - 057FFFH
LA	9	32K-WORD	048000H - 04FFFFH 040000H - 047FFFH
Ы	8 7	32K-WORD	038000H - 03FFFFH
	6	32K-WORD 32K-WORD	030000H - 037FFFH
	5	32K-WORD	028000H - 02FFFH
	4	32K-WORD	020000H - 027FFFH
	3	32K-WORD	018000H - 01FFFFH
	2	32K-WORD	010000H - 017FFFH
	1 0	32K-WORD 32K-WORD	008000H - 00FFFFH 000000H - 007FFFH

Figure 2. Memory Map (Top Parameter)

Rev. 2.42

#### Table 3. Identifier Codes and OTP Address for Read Operation

		1		
	Code	Address $[A_{15}-A_0]^{(1)}$	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	
Device Code	Top Parameter Device Code	0001H	00B0H	2
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	3
Code	Block is Locked	Block	$DQ_0 = 1$	3
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3
	Block is Locked-Down		DQ <sub>1</sub> = 1	3
Device Configuration Code	Partition Configuration Register	0006H	PCRC	4
OTP	OTP Lock	0080H	OTP-LK	5
	OTP	0081-0088H	OTP	6

NOTES:

1. The address  $A_{21}$ - $A_{16}$  are shown in below table for reading the manufacturer, device, lock configuration, device configuration code and OTP data.

2. Top parameter device has its parameter blocks in the plane3 (The highest address).

3.  $DQ_{15}$ - $DQ_2$  are reserved for future implementation.

4. PCRC=Partition Configuration Register Code.

5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

Partition C	Configuration I	Register <sup>(2)</sup>	Address (64M-bit device)
PCR.10	PCR.9	PCR.8	[A <sub>21</sub> -A <sub>16</sub> ]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration<sup>(1)</sup> (64M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

	Table 5. Bus $Operation^{(1, 2)}$									
Mode	Notes	RST#	CE#	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-15</sub>		
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>		
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z		
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High Z		
Reset	3	V <sub>IL</sub>	Х	Х	Х	Х	Х	High Z		
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 3 and Table 4	Х	See Table 3 and Table 4		
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	Х	See Appendix		
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>		

T 1 1 5 D  $(1 \ 2)$ 

NOTES:

Refer to DC Characteristics. When V<sub>PP</sub>≤V<sub>PPLK</sub>, memory contents can be read, but cannot be altered.
 X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2</sub> for V<sub>PP</sub> See DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2</sub> voltages.
 RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when V<sub>PP</sub>=V<sub>PPH1/2</sub> and V<sub>CC</sub>=2.7V-3.6V.
Command writes involving full chip erase are reliably executed when V<sub>PP</sub>=V<sub>PPH1</sub> and V<sub>CC</sub>=2.7V-3.6V.
5. Refer to Table 6 for valid D<sub>IN</sub> during a write operation.
6. Never hold OE# low and WE# low at the same timing.
7. Public to Appendix a distribution of the same timing.

7. Refer to Appendix of LH28F640BF series for more information about query code.

#### LHF64FA2

	Т	able 6. C	Command	Definitions <sup>(1</sup>	1)			
	Bus		]	First Bus Cyc	ele	Se	econd Bus Cy	ycle
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5,9	Write	Х	30H	Write	Х	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	COH	Write	OA	OD
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

#### Table 6. Command Definitions<sup>(11)</sup>

#### NOTES:

1. Bus operations are defined in Table 5.

2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F640BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address  $A_0$ - $A_{15}$ .

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F640BF series for details.

SRD=Data read from status register. See Table  $\hat{10}$  and Table 11 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V<sub>IH</sub>.

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target partition to be programmed and the confirm command (D0H). Refer to Appendix of

SHARP

- LH28F640BF series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V<sub>IL</sub>. When WP# is V<sub>IH</sub>, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
  11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be
- used.

		Cu	rrent State		(2)
State	WP#	$\mathrm{DQ}_{1}^{(1)}$	$\mathrm{DQ}_{0}^{(1)}$	State Name	Erase/Program Allowed <sup>(2)</sup>
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 7.	Functions o	f Block Lock <sup>(5)</sup>	and Block Lock-Down
----------	-------------	-----------------------------	---------------------

#### NOTES:

1. DQ<sub>0</sub>=1: a block is locked; DQ<sub>0</sub>=0: a block is unlocked.

 $DQ_1=1$ : a block is locked-down;  $DQ_1=0$ : a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Curren	t State		Result after Lock Command Written (Next State)				
State	WP#	DQ <sub>1</sub>	DQ <sub>0</sub>	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>		
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>		
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>		
[111]	1	1	1	No Change	[110]	No Change		

Table 8.	Block Locking	State Transitions	upon Com	mand Write <sup>(4)</sup>
----------	---------------	-------------------	----------	---------------------------

#### NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0=0$ ), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

Druging State	1	Current S	State		Result after WP# Transition (Next State)		
Previous State	State	WP#	DQ <sub>1</sub>	DQ <sub>0</sub>	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-	
Other than $[110]^{(2)}$	[011]	0			[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] <sup>(3)</sup>	
-	[111]	1	1	1	-	[011]	

Table 9. Block Locking State Transitions upon WP# Transition<sup>(4)</sup>

NOTES:

1. "WP#=0 $\rightarrow$ 1" means that WP# is driven to V<sub>IH</sub> and "WP#=1 $\rightarrow$ 0" means that WP# is driven to V<sub>IL</sub>.

2. State transition from the current state [011] to the next state depends on the previous state. 3. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R	
7	6	5	4	3	2	1	0	
SR.15 - SR.8 = ENHANCE	= RESERVED I MENTS (R)	FOR FUTURE			NOT	ES:		
1 = Ready 0 = Busy		HINE STATUS PEND STATUS		(Write State M be occupied by	indicates the sta achine). Even if the other partiti s configuration.	the SR.7 is "1".	, the WSM ma	
1 = Block l	Erase Suspende Erase in Progre	d	(BE33)		determine bloc n or OTP progra R.7="0".			
<ul> <li>SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)</li> <li>1 = Error in Block Erase or Full Chip Erase</li> <li>0 = Successful Block Erase or Full Chip Erase</li> </ul>				If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, page buffer program, set/clear block lock bit, set block lock-down bit, set partition configuration register attempt, ar improper command sequence was entered.				
OTP 1 1 = Error in	PROGRAM ST n (Page Buffer)	OGRAM AND CATUS (PBPOP Program or OT er) Program or	P Program	SR.3 does not provide a continuous indication of $V_{PP}$ level The WSM interrogates and indicates the $V_{PP}$ level only aft Block Erase, Full Chip Erase, (Page Buffer) Program or OT Program command sequences. SR.3 is not guaranteed				
$SR.3 = V_{PP} ST$	TATUS (VPPS)				feedback when			
$1 = V_{PP} LC$	OW Detect, Op	eration Abort						
$1 = V_{PP} \text{ LOW Detect, Operation Abort}$ $0 = V_{PP} \text{ OK}$ SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS) 1 = (Page Buffer)  Program Suspended $0 = (Page Buffer)  Program in Progress/Completed$				SR.1 does not provide a continuous indication of block lobit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program or O' Program command sequences. It informs the systed depending on the attempted operation, if the block lock bit set. Reading the block lock configuration codes after writit the Read Identifier Codes/OTP command indicates block lock bit status.				
1 = Erase c	or Program Atte d Block, Operat				nd SR.0 are rese when polling the			
SR.0 = RESER	NED FOR FU	TURE ENHAN	CEMENTS (R)					

# LHF64FA2

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
ENHANCE SR.7 = STAT 1 = Page E 0 = Page E	ESERVED FOR FU EMENTS (R) E MACHINE ST Buffer Program av Buffer Program no SERVED FOR FU	TATUS (SMS) vailable ot available		If XSR.7 is "0" Buffer Program check if page b XSR.15-8 and should be ma	NOT Page Buffer dicates that the e the command in n command (E8 buffer is available XSR.6-0 are sked out when	Program con entered comma s not accepted BH) should be e or not. reserved for	and a next Pa issued again future use a

# LHF64FA2

		Table 12.	Partition Config	guration Re	gister Definition		
R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
PCR.10-8 = P. 000 = No 001 = Pla (defau 010 = Pla 010 = Pla (defau 011 = Pla 011 = Pla 110 = Pla 000 = Pla 110 = Pla 101 = Pla 101 = Pla 101 = Pla 101 = Pla	RESERVED FOR ENHANCEME ARTITION COM partitioning. Du me1-3 are merge alt in a bottom partition in a bottom partition ion respectively. and 0-1 and Plane ion respectively. and 0-2 are merge alt in a top paran me 2-3 are merge partitions in the tion is available and 0-1 are merge partitions in the tion is available and 1-2 are merge partitions in the tion is available and 1-2 are merge partitions in the tion is available	ENTS (R) NFIGURATION al Work is not a d into one parti arameter device e2-3 are merged ed into one part neter device) ed into one part nis configuration between any two ed into one part nis configuration	allowed. tion. ) into one ition. There are on. Dual work o partitions. ition. There are on. Dual work o partitions. ition. There are on. Dual work	bork parameter device. are bork See Figure 4 for the detail on partition configuration. are PCR 15-11 and PCR 7-0 are reserved for future use and			
PC2 PC1 PC0	PARTITION	ING FOR DUA	LWORK	PC2 PC1 P	PC0 PARTITIO	ONING FOR DU	ALWORK
0 0 0	F	ARTITIONO BITANE3 BITANE3 BITANE3 BITANE3	<b>PLANE0</b>	0 1	PARTITI	LITANE CONSTRUCTION	
0 0 1		PLANE2	PARTITION0	1 1 (	E3	ARTITION1 PAR	DITION0
0 1 0	PARTITIO	LANE2 N1 PART	00000000000000000000000000000000000000	1 0	PARTITION2	PARTITION1	PARTITION0
1 0 0	PARTITION1	PARTITIO LANE1 LANE2	0X BLANE0	1 1 3	E	LANE1	BARTITION0
		Ι	Figure 4. Partiti	ion Configu	iration		
							Rev. 2.42


<ol> <li>Electrical Specifications</li> <li>Absolute Maximum Ratings<sup>*</sup></li> <li>Operating Temperature During Read, Erase and Program40°C to +85°C <sup>(1)</sup></li> </ol>	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C	<ol> <li>NOTES:</li> <li>Operating temperature is for extended temperature product defined by this specification.</li> <li>All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub> and V<sub>PP</sub> pins. During transitions,</li> </ol>
Voltage On Any Pin (except V <sub>CC</sub> and V <sub>PP</sub> )0.5V to V <sub>CC</sub> +0.5V $^{(2)}$	this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and $V_{CC}$ is $V_{CC}$ +0.5V which, during transitions, may overshoot to $V_{CC}$ +2.0V for periods <20ns.
$V_{CC}$ and $V_{CCQ}$ Supply Voltage0.2V to +3.9V $^{(2)}$	<ol> <li>Maximum DC voltage on V<sub>PP</sub> may overshoot to +13.0V for periods &lt;20ns.</li> <li>V<sub>PP</sub> erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to V<sub>PP</sub> during erase/program</li> </ol>
$V_{PP}$ Supply Voltage0.2V to 12.6V <sup>(2, 3, 4)</sup>	can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V <sub>PP</sub> may be connected to 11.7V-12.3V for a total of 80 hours maximum.
Output Short Circuit Current 100mA <sup>(5)</sup>	5. Output shorted for no more than one second. No more than one output shorted at a time.

### 1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T <sub>A</sub>	-40	+25	+85	°C	
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	2.7	3.0	3.6	V	1
I/O Supply Voltage	V <sub>CCQ</sub>	2.7	3.0	3.6	V	1
V <sub>PP</sub> Voltage when Used as a Logic Control	V <sub>PPH1</sub>	1.65	3.0	3.6	V	1
V <sub>PP</sub> Supply Voltage	V <sub>PPH2</sub>	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V <sub>PP</sub> =3.0V		100,000			Cycles	
Parameter Block Erase Cycling: V <sub>PP</sub> =3.0V		100,000			Cycles	
Main Block Erase Cycling: V <sub>PP</sub> =12V, 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: V <sub>PP</sub> =12V, 80 hrs.				1,000	Cycles	
Maximum V <sub>PP</sub> hours at 12V				80	Hours	

NOTES:

See DC Characteristics tables for voltage range-specific specification.
 Applying V<sub>PP</sub>=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V<sub>PP</sub>=11.7V-12.3V is not allowed and can cause damage to the device.



# 1.2.3 DC Characteristics

V<sub>CC</sub>=2.7V-3.6V

			·					
Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current		1	-1.0		+1.0	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max.,
I <sub>LO</sub>	Output Leakage Current		1	-1.0		+1.0	μΑ	V <sub>CCQ</sub> =V <sub>CCQ</sub> Max., V <sub>IN</sub> /V <sub>OUT</sub> =V <sub>CCQ</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Curren	V <sub>CC</sub> Standby Current			4	20	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CCQ}\pm0.2V,$ $WP\#=V_{CCQ} \text{ or GND}$
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Power Savings Current		1,4		4	20	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND±0.2V, WP#=V <sub>CCQ</sub> or GND
I <sub>CCD</sub>	V <sub>CC</sub> Reset Power-Down Current		1		4	20	μΑ	RST#=GND±0.2V
I	Average V <sub>CC</sub> Read Current Normal Mode		1,7		15	25	mA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=V <sub>IL</sub> ,
I <sub>CCR</sub>	Average V <sub>CC</sub> Read Current Page Mode	8 Word Read	1,7		5	10	mA	OE#=V <sub>IH</sub> , f=5MHz
т	V (Daga Duffar) D	no anom Cumont	1,5,7		20	60	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCW</sub>	V <sub>CC</sub> (Page Buffer) Program Current		1,5,7		10	20	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
т	V <sub>CC</sub> Block Erase, Full Chip Erase Current		1,5,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCE</sub>			1,5,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer) Program or Block Erase Suspend Current		1,2,7		10	200	μΑ	CE#=V <sub>IH</sub>
I <sub>PPS</sub> I <sub>PPR</sub>	V <sub>PP</sub> Standby or Read Current		1,6,7		2	5	μΑ	V <sub>PP</sub> ≤V <sub>CC</sub>
T	V (Page Buffer) P	rogram Current	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPW</sub>	PW V <sub>PP</sub> (Page Buffer) Program Current		1,5,6,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
Inne	V <sub>PP</sub> Block Erase, Fu	ll Chip	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPE</sub>	Erase Current		1,5,6,7		5	15	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
Innur	V <sub>PP</sub> (Page Buffer) P	rogram	1,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPWS</sub>	Suspend Current		1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>PPES</sub>	V <sub>PP</sub> Block Erase Sus	spend Current	1,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
-PPES	PP Block Endse Sus	pena current	1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	5	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage	5	2.4		V <sub>CCQ</sub> + 0.4	V	
V <sub>OL</sub>	Output Low Voltage	5			0.2	V	V <sub>CC</sub> =V <sub>CC</sub> Min., V <sub>CCQ</sub> =V <sub>CCQ</sub> Min., I <sub>OL</sub> =100µA
V <sub>OH</sub>	Output High Voltage	5	V <sub>CCQ</sub> -0.2			V	V <sub>CC</sub> =V <sub>CC</sub> Min., V <sub>CCQ</sub> =V <sub>CCQ</sub> Min., I <sub>OH</sub> =-100µA
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout during Normal Operations	3,5,6			0.4	V	
V <sub>PPH1</sub>	V <sub>PP</sub> during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations		1.65	3.0	3.6	V	
V <sub>PPH2</sub>	V <sub>PP</sub> during Block Erase, (Page Buffer) Program or OTP Program Operations	6	11.7	12	12.3	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		1.5			V	

#### V<sub>CC</sub>=2.7V-3.6V

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}=3.0V$  and  $T_A=+25^{\circ}C$ unless V<sub>CC</sub> is specified.

2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or (page buffer) program while in block erase suspend mode, the device's current draw is the sum of  $I_{CCWS}$  or  $I_{CCES}$  and  $I_{CCR}$  or  $I_{CCW}$ , respectively. 3. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when  $V_{PP} \leq V_{PPLK}$ , and not guaranteed

in the range between  $V_{PPLK}(max.)$  and  $V_{PPH1}(min.)$ , between  $V_{PPH1}(max.)$  and  $V_{PPH2}(min.)$  and above  $V_{PPH2}(max.)$ . 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle

completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6.  $V_{PP}$  is not used for power supply pin. With  $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying 12V±0.3V to V<sub>PP</sub> provides fast erasing or fast programming mode. In this mode, V<sub>PP</sub> is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the  $V_{CC}$  power bus.

Applying 12V±0.3V to V<sub>PP</sub> during erase/program can only be done for a maximum of 1,000 cycles on each block. V<sub>PP</sub> may be connected to  $12V\pm0.3V$  for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.


# 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>


#### $V_{CC}$ =2.7V-3.6V, $T_{A}$ =-40°C to +85°C

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		80		ns
t <sub>AVQV</sub>	Address to Output Delay			80	ns
t <sub>ELQV</sub>	CE# to Output Delay			80	ns
t <sub>APA</sub>	Page Address Access Time			35	ns
t <sub>GLQV</sub>	OE# to Output Delay	3		20	ns
t <sub>PHQV</sub>	RST# High to Output Delay			150	ns
t <sub>EHQZ</sub> , t <sub>GHQZ</sub>	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	2	0		ns
t <sub>GLQX</sub>	OE# to Output in Low Z	2	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

NOTES:

See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
 Sampled, not 100% tested.
 OE# may be delayed up to t<sub>ELQV</sub> — t<sub>GLQV</sub> after the falling edge of CE# without impact to t<sub>ELQV</sub>.





LHF64FA2

23

# 1.2.5 AC Characteristics - Write Operations<sup>(1), (2)</sup>

#### $V_{CC}=2.7V-3.6V$ , $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		80		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> ) RST# High Recovery to WE# (CE#) Going Low		3	150		ns
t <sub>ELWL</sub> (t <sub>WLEL</sub> ) CE# (WE#) Setup to WE# (CE#) Going Low		4	0		ns
t <sub>WLWH</sub> (t <sub>ELEH</sub> ) WE# (CE#) Pulse Width		4	50		ns
DVWH (t <sub>DVEH</sub> ) Data Setup to WE# (CE#) Going High		8	40		ns
t <sub>AVWH</sub> (t <sub>AVEH</sub> ) Address Setup to WE# (CE#) Going High		8	50		ns
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	$T_{\text{HEH}}(t_{\text{EHWH}})$ CE# (WE#) Hold from WE# (CE#) High				ns
$t_{WHDX}(t_{EHDX})$ Data Hold from WE# (CE#) High			0		ns
t <sub>WHAX</sub> (t <sub>EHAX</sub> ) Address Hold from WE# (CE#) High			0		ns
WHWL (t <sub>EHEL</sub> ) WE# (CE#) Pulse Width High		5	30		ns
t <sub>SHWH</sub> (t <sub>SHEH</sub> ) WP# High Setup to WE# (CE#) Going High		3	0		ns
t <sub>VVWH</sub> (t <sub>VVEH</sub> )	V <sub>PP</sub> Setup to WE# (CE#) Going High	3	200		ns
t <sub>WHGL</sub> (t <sub>EHGL</sub> )	Write Recovery before Read		30		ns
t <sub>QVSL</sub>	WP# High Hold from Valid SRD	3, 6	0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD	3, 6	0		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> )	WE# (CE#) High to SR.7 Going "0"	3,7		$t_{AVQV}$ + 50	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.


2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.

4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence,  $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$ . 5. Write pulse width high ( $t_{WPH}$ ) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling

edge of CE# or WE# (whichever goes low last). Hence, t<sub>WPH</sub>=t<sub>WHWL</sub>=t<sub>EHEL</sub>=t<sub>WHEL</sub>=t<sub>EHWL</sub>.
V<sub>PP</sub> should be held at V<sub>PP</sub>=V<sub>PPH1/2</sub> until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at V<sub>PP</sub>=V<sub>PPH1</sub> until determination of full chip erase success (SR.1/3/5=0).
t<sub>WHR0</sub> (t<sub>EHR0</sub>) after the Read Query or Read Identifier Codes/OTP command=t<sub>AVQV</sub>+100ns.


8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.



LHF64FA2

25

SHARP



LHF64FA2

1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance	1.2.7	1 Performance	P Program I	and OTP	Program a	age Buffer)	Erase, (I	Full Chip	Block Erase,	1.2.7
---	-------	---------------	-------------	---------	-----------	-------------	-----------	-----------	--------------	-------

V <sub>CC</sub> =2.7V-3.6V,	$T_A = -40^{\circ}C$ to $+85^{\circ}C$
-----------------------------	--

Symbol	Parameter		Page Buffer Command is	V <sub>PP</sub> =V <sub>PPH1</sub> (In System)			V <sub>PP</sub> =V <sub>PPH2</sub> (In Manufacturing)			Unit
			Used or not Used	Min.	Тур. <sup>(1)</sup>	Max. <sup>(2)</sup>	Min.	Тур. <sup>(1)</sup>	Max. <sup>(2)</sup>	
true	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
t <sub>WPB</sub>	Program Time		Used		0.03	0.12		0.02	0.06	s
toon on	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	s
t <sub>WMB</sub>	Program Time		Used		0.24	1.0		0.17	0.5	s
t <sub>WHQV1</sub> /	Word Program Time	2	Not Used		11	200		9	185	μs
t <sub>EHQV1</sub>	word Flogram Time	2	Used		7	100		5	90	μs
t <sub>WHOV1</sub> / t <sub>EHOV1</sub>	OTP Program Time	2	Not Used		36	400		27	185	μs
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Full Chip Erase Time	2			80	700				s
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

NOTES:

Typical values measured at V<sub>CC</sub>=3.0V, V<sub>PP</sub>=3.0V or 12V, and T<sub>A</sub>=+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
 Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than  $t_{\text{ERES}}$  and its sequence is repeated, the block erase operation may not be finished.

# 2 Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM00701	LH28F640BF series Appendix


NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

#### A-1 RECOMMENDED OPERATING CONDITIONS

#### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

# A-1.1.1 Rise and Fall Time


Symbol	Parameter		Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V

#### NOTES:

Sampled, not 100% tested.
 This specification is applied for not only the device power-up but also the normal operations.

#### A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




# A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.



#### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

# **SHARP**<sup>®</sup>

#### NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

#### TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

#### CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

#### No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

#### EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

#### SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

#### HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

#### JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

#### KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819