Data Sheet
January 1992

AT&T Microelectronics

ATT7C199

High-Speed CMOS SRAM 256 Kbit (32K x 8) Common I/O, Output Enable

Features

- High Speed —12 ns maximum access times
- Automatic powerdown during long cycles
- Advanced CMOS technology
- Chip-select powerdown, output enable
- Data retention at 2 V for battery backup operation
- Plug-compatible with IDT71256 and CY7C198/199
- Low-power operation
  — Active: 750 mW typical at 25 ns
  — Standby: 10 mW typical
- Package styles available:
  — 28-pin, plastic DIP
  — 28-pin, plastic SOJ (J-lead)

Description

The ATT7C199 device is a high-performance, low-power, CMOS static RAM organized as 32,768 words by 8 bits per word. The eight data-in and data-out signals share I/O pins.

The ATT7C199 device is available in four speeds with maximum access times from 12 ns to 25 ns. Inputs and output are TTL compatible. Operation is from a single 5 V power supply. Power consumption is 750 mW (typical) at 25 ns. Dissipation drops to 100 mW (typical) when the memory is deselected (enable is high).

Two standby modes are available. Automatic powerdown during long cycles reduces power consumption during read or write accesses that are longer than the minimum access time, or when memory is deselected. In addition, data can be retained in inactive storage with a supply voltage as low as 2 V.

The ATT7C199 consumes only 1.5 mW at 3 V (typical), thereby allowing effective battery backup operation.



Figure 1. Block Diagram

Pin Information

Table 1. Pin Descriptions

Pin	Name/Function
A0—A14	Address
I/O0—I/O7	Data Input/Output
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
GND	Ground
Vcc	Power



Figure 2. Pin Diagram

Functional Description

The ATT7C199 device provides asynchronous (unclocked) operation with matching access and cycle times. An active-low chip enable and a 3-state I/O bus with a separate output-enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A14. Reading from a designated location is accomplished by presenting an address and taking $\overline{CE}$ low while $\overline{WE}$ remains high. The data in the addressed memory location then appears on the data-out pin within one access time. The output pin stays in a high-impedance state when either $\overline{CE}$ or $\overline{OE}$ is high or $\overline{WE}$ is low.

Writing to an addressed location is accomplished when $\overline{CE}$ and $\overline{WE}$ inputs are both low. Either signal can terminate the write operation. Data-in has the same polarity as data-out.

Latch-up and static discharge protection are provided on-chip. The ATT7C199 can withstand an injection of up to 200 mA on any pin without damage.

Absolute Maximum Ratings

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T_{stg}	−65	150	°C
Operating Ambient Temperature	T_A	−55	125	°C
Supply Voltage with Respect to Ground	V_{CC}	−0.5	7.0	V
Input Signal with Respect to Ground	—	−3.0	7.0	V
Signal Applied to High-impedance Output	—	−3.0	7.0	V
Output Current into Low Outputs	—	—	25	mA
Latch-up Current	—	>200	—	mA

Handling Precautions

The ATT7C199 device includes internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use to avoid exposure to excessive electrical stress.

Recommended Operating Conditions

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation	0 °C to 70 °C	4.5 V ≤ Vcc ≤ 5.5 V
Data Retention	0 °C to 70 °C	2.0 V ≤ Vcc ≤ 5.5 V

Truth Table

Table 2. Truth Table

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs/Outputs	Mode	Power
H	X	X	High Z	Powerdown	Standby
L	H	L	Data Out	Read	Active
L	L	X	Data In	Write	Active
L	H	H	High Z	Output Disable	Active*

*$I_{CC} \cong I_{CC1}$ at fo followed by powerdown after t_{ICHICL} has elapsed.

Electrical Characteristics

Over all Recommended Operating Conditions

Table 3. General Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Output Voltage:						
High	V_{OH}	I_{OH} = –4.0 mA, Vcc = 4.5 V	2.4	—	—	V
Low	V_{OL}	I_{OL} = 8.0 mA	—	—	0.4	V
Input Voltage:						
High	V_{IH}	—	2.2	—	Vcc + 0.3	V
Low[1]	V_{IL}	—	–3.0	—	0.8	V
Input Current	I_{IX}	Ground ≤ V_I ≤ Vcc	–10	—	10	µA
Output Leakage Current	I_{OZ}	Ground ≤ Vo ≤ Vcc, $\overline{CE}$ = Vcc	–10	—	10	µA
Output Short Current[2]	I_{OS}	Vo = Ground, Vcc = Max	—	—	–350	mA
Vcc Current:						
Inactive[3]	I_{CC2}	—	—	20	40	mA
Standby[4]	I_{CC3}	—	—	2	10	mA
DR Mode[5]	I_{CC4}	Vcc = 3.0 V	—	500	5,000	µA
Capacitance:						
Input	C_I	T_A = 25 °C, Vcc = 5.0 V	—	—	5	pF
Output[6]	C_O	Test frequency = 1 MHz	—	—	7	pF

1. This device provides hard clamping of transient undershoot. Input levels below ground are clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2 V. The device can withstand indefinite operation with inputs as low as –3 V, subject only to power dissipation and bond-wire fusing constraints.
2. Duration of the output short-circuit should not exceed 30 s.
3. Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously disabled, i.e., $\overline{CE}$ ≥ V_{IH}.
4. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE}$ = Vcc. Input levels are within 0.2 V of Vcc or ground.
5. Data retention operation requires that Vcc never drops below 2.0 V. $\overline{CE}$ must be ≥ Vcc – 0.2 V. For all other inputs, V_{IN} ≥ Vcc – 0.2 V or V_{IN} < 0.2 V is required to ensure full powerdown.
6. This parameter is not 100% tested.

Table 4. Electrical Characteristics by Speed

Parameter	Symbol	Test Conditions	Speed				Unit
			25	20	15	12	ns
Max Vcc Current, Active	I_{CC1}	*	150	185	240	275	mA

* Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE}$ and $\overline{WE}$ ≤ V_{IL}. Input pulse levels are 0 V to 3.0 V. Max Icc shown applies over the active operating temperature range.

Timing Characteristics

Table 5. Read Cycle[1, 2, 3, 4]

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of <3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 9), and output loading for specified I_{OL} and I_{OH} +30 pF (see Figure 8A).

Symbol	Parameter	Speed							
		25		20		15		12	
		Min	Max	Min	Max	Min	Max	Min	Max
tADXADX, tCELCEH	Read-cycle Time	25	—	20	—	15	—	12	—
tADXDOV	Address Change to Output Valid[5, 6]	—	25	—	20	—	15	—	12
tADXDOX	Address Change to Output Change	3	—	3	—	3	—	3	—
tCELDOV	Chip Enable Low to Output Valid [5, 7]	—	25	—	20	—	15	—	12
tCELDOZ	Chip Enable Low to Output Low-Z[8, 9]	3	—	3	—	3	—	3	—
tCEHDOZ	Chip Enable High to Output High-Z[8, 9]	—	10	—	8	—	8	—	5
tOELDOV	Output Enable Low to Output Valid	—	12	—	10	—	8	—	6
tOELDOZ	Output Enable Low to Output Low-Z[8, 9]	0	—	0	—	0	—	0	—
tOEHDOZ	Output Enable High to Output High-Z[8, 9]	—	10	—	8	—	5	—	5
tCELICH, tADXICH	Chip Enable Low or Address Change to Powerup[10, 11]	0	—	0	—	0	—	0	—
tICHICL	Powerup to Powerdown[10, 11]	—	25	—	20	—	20	—	15

1. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tADXWEH (Table 6) is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
2. All address timings are referenced from the last valid address line to the first transitioning address line.
3. $\overline{CE}$ or $\overline{WE}$ must be high during address transitions.
4. This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01 µF high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
5. $\overline{WE}$ is high for the read cycle.
6. During this state, the chip is continuously selected ($\overline{CE}$ low).
7. All address lines are valid prior to or coincident with the $\overline{CE}$ transition to active.
8. At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
9. Transition is measured ±200 mV from steady-state voltage with specified loading in Figure 8B. This parameter is sampled and not 100% tested.
10. This parameter is not 100% tested.
11. Powerup from I_{CC2} to I_{CC1} occurs as a result of any of the following conditions: (1) falling edge of $\overline{CE}$, (2) falling edge of $\overline{WE}$ ($\overline{CE}$ active), (3) transition on any address line ($\overline{CE}$ active), and (4) transition on any data line ($\overline{CE}$ and $\overline{WE}$ active). The device automatically powers down from I_{CC1} to I_{CC2} after tICHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Timing Characteristics (continued)

Table 6. Write Cycle[1, 2, 3, 4]

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of <3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 9), and output loading for specified I_{OL} and I_{OH} + 30 pF (see Figure 8A).

Symbol	Parameter	Speed							
		25		20		15		12	
		Min	Max	Min	Max	Min	Max	Min	Max
tADXADX	Write-cycle Time	20		20	—	15	—	12	—
tCELWEH	Chip Enable Low to End of Write	15	—	15	—	12	—	10	—
tADXWEX, tADXWEL	Address Change to Beginning of Write	0	—	0	—	0	—	0	—
tADXWEH	Address Change to End of Write	15	—	15	—	12	—	10	—
tWEHADX	End of Write to Address Change	0	—	0	—	0	—	0	—
tWELWEH	Write Enable Low to End of Write	15	—	15	—	12	—	10	—
tDIVWEH, tDIVCEH	Data Valid to End of Write	10	—	10	—	7	—	6	—
tWEHDIX	End of Write to Data Change	0	—	0	—	0	—	0	—
tWEHDOZ	Write Enable High to Output Low-Z[5, 6]	0	—	0	—	0	—	0	—
tWELDOZ	Write Enable Low to Output High-Z[5, 6]	—	7	—	7	—	5	—	4
tCELICH	Chip Enable Low to Powerup[7, 8]	0	—	0	—	0	—	0	—
tWELICH	Write Enable Low to Powerup[7, 8]	0	—	0	—	0	—	0	—
tCEHVCL	Chip Enable High to Data Retention[7]	0	—	0	—	0	—	0	—
tICHICL	Powerup to Powerdown	—	25	—	20	—	20	—	15

1. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tADXWEH is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
2. All address timings are referenced from the last valid address line to the first transitioning address line.
3. $\overline{CE}$ or $\overline{WE}$ must be high during address transitions.
4. This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01 µF high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
5. At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
6. Transition is measured ±200 mV from steady-state voltage with specified loading in Figure 8B. This parameter is sampled and not 100% tested.
7. This parameter is not 100% tested.
8. Powerup from I_{CC2} to I_{CC1} occurs as a result of any of the following conditions: (1) falling edge of $\overline{CE}_1$, (2) falling edge of $\overline{WE}$ ($\overline{CE}$ active), (3) transition on any address line ($\overline{CE}$ active), and (4) transition on any data line ($\overline{CE}$ and $\overline{WE}$ active). The device automatically powers down from I_{CC1} to I_{CC2} after tICHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Timing Characteristics (continued)

Timing Diagrams



Notes:
$\overline{WE}$ is high for the read cycle.

The chip is continuously selected ($\overline{CE}$ low).

Figure 3. Read Cycle — Address-Controlled



Notes:
$\overline{WE}$ is high for the read cycle.

All address lines are valid prior to or coincident with the $\overline{CE}$ transition to low.

Figure 4. Read Cycle — $\overline{CE}$ / $\overline{OE}$ -Controlled

Timing Characteristics (continued)



Notes:
The internal write cycle of the memory is defined by the overlap of $\overline{CE}$ low and $\overline{WE}$ low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referred to the signal that falls last or rises first.

If $\overline{WE}$ goes low before or concurrent with $\overline{CE}$ going low, the output remains in a high-impedance state.

If $\overline{CE}$ goes high before or concurrent with $\overline{WE}$ going high, the output remains in a high-impedance state.

Powerup from I_{CC2} to I_{CC1} occurs as a result of any of the following conditions: (1) falling edge of $\overline{CE}$, (2) falling edge of $\overline{WE}$ ($\overline{CE}$ active), (3) transition on any address line ($\overline{CE}$ active), and (4) transition on any data line ($\overline{CE}$ and $\overline{WE}$ active). The device automatically powers down from I_{CC1} to I_{CC2} after tICHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Figure 5. Write Cycle — $\overline{WE}$-Controlled



Notes:
The internal write cycle of the memory is defined by the overlap of $\overline{CE}$ low and $\overline{WE}$ low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referred to the signal that falls last or rises first.

If $\overline{WE}$ goes low before or concurrent with $\overline{CE}$ going low, the output remains in a high-impedance state.

If $\overline{CE}$ goes high before or concurrent with $\overline{WE}$ going high, the output remains in a high-impedance state.

Powerup from I_{CC2} to I_{CC1} occurs as a result of any of the following conditions: (1) falling edge of $\overline{CE}$, (2) falling edge of $\overline{WE}$ ($\overline{CE}$ active), (3) transition on any address line ($\overline{CE}$ active), and (4) transition on any data line ($\overline{CE}$ and $\overline{WE}$ active). The device automatically powers down from I_{CC1} to I_{CC2} after tICHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Figure 6. Write Cycle — $\overline{CE}$-Controlled

Timing Characteristics (continued)



Figure 7. Data Retention



Figure 8. Test Loads



Figure 9. Transition Times

Application Drawings



Figure 10. PC Cache Memory Block Diagram

Application Drawings (continued)



Figure 11. Typical ATT7C199 SRAM Application (A 256 Kbit Two-Way Set Associative Cache)

Ordering Information



Operating Range 0 °C to 70 °C

Package Style	Performance Speed			
	25 ns	20 ns	15 ns	12 ns
28-Pin, Plastic DIP	ATT7C199P–25	ATT7C199P–20	ATT7C199P–15	ATT7C199P–12
28-Pin, Plastic SOJ	ATT7C199J–25	ATT7C199J–20	ATT7C199J–15	ATT7C199J–12