

# CapSenseLITE - 4 Configurable IOs

#### **Features**

- Four configurable IOs supporting
  - □ CapSense buttons
  - □ LED drive
  - □ Interrupt outputs
  - □ WAKE on interrupt input
  - □ User defined Input/output
- 2.4V to 5.25V operating voltage
- Industrial temperature range: -40°C to +85°C
- I<sup>2</sup>C slave interface for configuration
- Reduce BOM cost
  - □ Internal oscillator no external oscillators or crystal
  - ☐ Free development tool no external tuning components
- Low Operating Current
  - □ Active current: continuous sensor scan 1mA
  - ☐ Active current: no sensor scan 30uA
  - □ Sleep current: no scan, continuous sleep 2.6uA
- Available in 8-pin SOIC package

#### Overview

The CapSense Lite controller allows the control of four configurable IOs that are configurable as capacitive sensing buttons or as GPIOs for driving LEDs or interrupt signals based on various button conditions. The GPIOs also configurable for waking up the device from sleep based on an interrupt input.

The user has the ability to configure buttons, outputs, and parameters, through specific commands sent to the I<sup>2</sup>C port. The IOs have the flexibility to be mapped to capacitive buttons and/or as standard GPIO functions such as interrupt output or input, LED drive and digital mapping of input to output using simple logical operations. This enables easy PCB trace routing and reduces the PCB size and stack up. Capsense Lite products are designed for easy integration into complex products.

#### Architecture


The logic block diagram shows the internal architecture of CY8C20140.

The user can configure registers with parameters needed to adjust the operation and sensitivity of the CapSense system. CY8C20140 supports a standard I<sup>2</sup>C serial communications interface that allows the host to configure the device and to read sensor information in real time through easy register access.

### The CapSense Lite Core

The CapSense Lite Core has a powerful configuration and control block. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers. System resources provide additional capability, such as a configurable I<sup>2</sup>C slave communication interface and various system resets. The Analog System is composed of the CapSense PSoC block and an internal 1.8V analog reference, which together support capacitive sensing of up to 4 inputs.







### **Pinouts**

Figure 1. Pin Diagram - 8 SOIC




Table 1. Pin Definitions - 8 SOIC

Pin No	Name	Description			
1	VSS	Ground connection			
2	I <sup>2</sup> C SCL	I <sup>2</sup> C clock			
3	I <sup>2</sup> C SDA	I <sup>2</sup> C data			
4	GP1[0]	Configurable as CapSense or GPIO			
5	GP1[1]	Configurable as CapSense or GPIO			
6	GP0[0]	Configurable as CapSense or GPIO			
7	GP0[1]	Configurable as CapSense or GPIO			
8	VDD	Supply Voltage			



### The CapSense Analog System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins is completed quickly and easily across multiple pins.

### **Additional System Resources**

System resources provide additional capability useful to complete systems. Additional resources are low voltage detection and power on reset.

- The I<sup>2</sup>C slave provides 50, 100, or 400 kHz communication over two wires.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels and the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.

An internal 1.8V reference provides an absolute reference for capacitive sensing.

#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

#### **Parameter** Min Max Unit **Notes** Description Тур -55 25 +100 °C Higher storage temperatures reduce $\mathsf{T}_{\mathsf{STG}}$ Storage temperature data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrade reliability. °C Ambient temperature with power -40+85 $T_A$ applied $V_{DD}$ Supply voltage on V<sub>DD</sub> relative to V<sub>SS</sub> -0.5+6.0 ٧ V<sub>DD</sub> + 0.5 $V_{10}$ DC input voltage $V_{SS} - 0.5$ ٧ DC voltage applied to tri-state ٧ $V_{IOZ}$ $V_{SS} - 0.5$ $V_{DD} + 0.5$ Maximum current into any GPIO pin -25 +50 mΑ IMIO **ESD** Electro static discharge voltage 2000 ٧ Human body model ESD LU Latch up current 200 mΑ

#### **Operating Temperature**

Parameter	Description	Min	Тур	Max	Unit	Notes
$T_A$	Ambient temperature	-40	-	+85	°C	
TJ	Junction temperature	-40	_	+100	°C	

### I<sup>2</sup>C Interface

The two modes of operation for the I<sup>2</sup>C interface are:

- Device register configuration and status read/write for controller
- Command execution

The I<sup>2</sup>C address is programmable during configuration. It can be locked to prevent accidental change by setting a flag in a configuration register.



### **DC Electrical Characteristics**

### **DC Chip Level Specifications**

Parameter	Description	Min	Тур	Max	Unit	Notes
$V_{DD}$	Supply voltage	2.40	_	5.25	V	
$I_{DD}$	Supply current	ı	1.5	2.5	mA	Conditions are $V_{DD} = 3.0V$ , $T_A = 25$ °C
I <sub>SB27</sub>	Sleep mode current with POR and LVD active. Mid temperature range	-	2.6	4	μA	$V_{DD} = 2.55V, 0^{\circ}C \le T_{A} \le 40^{\circ}C$
I <sub>SB</sub>	Sleep mode current with POR and LVD active.	_	2.6	5	μA	$V_{DD} = 3.3V, -40^{\circ}C \le T_{A} \le 85^{\circ}C$

### **5V and 3.3V DC General Purpose IO Specifications**

Parameter	Description	Min	Тур	Max	Unit	Notes
R <sub>PU</sub>	Pull up resistor	4	5.6	8	kΩ	
V <sub>OH1</sub>	High output voltage Port 0 Pins	V <sub>DD</sub> – 0.2	_	_	V	IOH $\leq$ 10 $\mu$ A, Vdd $\geq$ 3.0V, maximum of 10 mA source current in all IOs.
V <sub>OH2</sub>	High output voltage Port 0 Pins	V <sub>DD</sub> – 0.9	-	-	V	IOH = 1 mA, Vdd > 3.0V, maximum of 20 mA source current in all IOs.
V <sub>OH3</sub>	High output voltage Port 1 Pins	V <sub>DD</sub> – 0.2	-	_	V	IOH < 10 µA, Vdd> 3.0V, maximum of 10 mA source current in all IOs.
V <sub>OH4</sub>	High output voltage Port 1 Pins	V <sub>DD</sub> – 0.9	-	-	V	IOH = 5 mA, Vdd > 3.0V, maximum of 20 mA source current in all IOs.
V <sub>OH4</sub>	High output voltage Port 1 pins	V <sub>DD</sub> – 0.9	_	-	V	IOH = 5 mA, Vdd > 3.0V, maximum of 20 mA source current in all IOs.
V <sub>OH5</sub>	High output voltage Port 1 pins with LDO regulator enabled	2.75	3.0	3.2	V	IOH < 10 μA, Vdd> 3.1V, maximum of 4 IOs all sourcing 5mA.
V <sub>OH6</sub>	High Output Voltage Port 1 pins with LDO regulator Enabled	2.2	_	_	V	IOH = 5 mA, Vdd > 3.1V, maximum of 20 mA source current in all IOs.
V <sub>OH7</sub>	High Output Voltage Port 1 pins with LDO regulator enabled	2.1	2.4	2.5	V	IOH < 10 μA, Vdd > 3.0V
V <sub>OH8</sub>	High Output Voltage Port 1 pins with LDO regulator enabled	2	-	-	V	IOH < 200 μA, Vdd > 3.0V
V <sub>OL</sub>	Low output voltage	-	Ι	0.75	V	IOL = 20 mA, Vdd > 3V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[3]).
V <sub>IL</sub>	Input low voltage	_	_	0.8	V	Vdd = 3.0 to 5.25V.
V <sub>IH</sub>	Input high voltage	2.0	-	-	V	Vdd = 3.0 to 5.25V.
V <sub>H</sub>	Input hysteresis voltage	-	140	-	mV	
I <sub>IL</sub>	Input leakage	_	1	-	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive load on pins as input	0.5	1.7	5	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive load on pins as output	0.5	1.7	5	pF	Package and pin dependent. Temp = 25°C.

Document Number: 001-32159 Rev. \*\*



# 2.7V DC General Purpose IO Specifications

Parameter	Description	Min	Тур	Max	Unit	Notes
R <sub>PU</sub>	Pull up resistor	4	5.6	8	kΩ	
V <sub>OH1</sub>	High output voltage Port 0 pins	V <sub>DD</sub> – 0.2	-	_	V	IOH ≤ 10 μA, maximum of 10 mA source current in all IOs.
V <sub>OH2</sub>	High output voltage Port 0 pins	V <sub>DD</sub> – 0.5	-	_	V	IOH = 0.2 mA, maximum of 10 mA source current in all IOs.
V <sub>OH3</sub>	High output voltage Port 1 pins	V <sub>DD</sub> – 0.2	-	_	V	IOH < 10 μA, maximum of 10 mA source current in all IOs.
V <sub>OH4</sub>	High output voltage Port 1 pins	V <sub>DD</sub> – 0.5	-	_	V	IOH = 2 mA, maximum of 10 mA source current in all IOs.
V <sub>OL</sub>	Low output voltage	-	I	0.75	V	IOL = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[3]).
V <sub>OLP1</sub>	Low output voltage port 1 pins	-	-	0.4	V	IOL=5mA Maximum of 50mA sink current on even port pins (for example, P0[2] and P1[4]) and 50mA sink current on odd port pins (for example, P0[1] and P1[3]). 2.4<=Vdd<=3.6
$V_{IL}$	Input low voltage	-	-	0.8	V	Vdd = 2.4 to 3.0V.
V <sub>IH</sub>	Input high voltage	2.0	-	_	V	Vdd = 2.4 to 3.0V.
V <sub>H</sub>	Input hysteresis voltage	-	60	-	mV	
I <sub>IL</sub>	Input leakage	-	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive load on pins as input	0.5	1.7	5	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive load on pins as output	0.5	1.7	5	pF	Package and pin dependent. Temp = 25°C.

### 3.0V GPIO Specifications

Parameter	Description	Min	Тур	Max	Unit	Notes
V <sub>IH</sub>	Input High Voltage	1.6	_	_	V	3.0V<=Vdd<=3.6V
V <sub>OH1</sub>	High Output Voltage Port 1 Pins with 1.8V LDO Regulator Enabled	1.6	1.8	1.95	V	IOH<10uA 3.0V<=Vdd<=3.6V 0C<=TA<=85C
V <sub>OH2</sub>	High Output Voltage Port 1 Pins with 1.8V LDO Regulator Enabled	1.5	_	_	V	IOH<100uA 3.0V<=Vdd<=3.6V 0C<=TA<=85C



## **DC POR and LVD Specifications**

Parameter	Description	Min	Тур	Max	Unit	Notes
	V <sub>DD</sub> Value PPOR Trip					Vdd must be greater than or equal to
$V_{PPOR0}$	PORLEV[1:0] = 00b	_	2.36	2.40	V	2.5V during startup, reset from the
$V_{PPOR1}$	PORLEV[1:0] = 01b	_	2.60	2.65	V	XRES pin, or reset from Watchdog.
$V_{PPOR2}$	PORLEV[1:0] = 10b	_	2.82	2.95	V	
	V <sub>DD</sub> Value for LVD trip					
VLVD0	VM[2:0] = 000b	2.39	2.45	2.51	V	
VLVD1	VM[2:0] = 001b	2.54	2.71	2.78	V	
VLVD2	VM[2:0] = 010b	2.75	2.92	2.99	V	
VLVD3	VM[2:0] = 011b	2.85	3.02	3.09	V	
VLVD4	VM[2:0] = 100b	2.96	3.13	3.20	V	
VLVD5	VM[2:0] = 101b	_	_	_	V	
VLVD6	VM[2:0] = 110b	_	_	_	V	
VLVD7	VM[2:0] = 111b	4.52	4.73	4.83	V	



### **AC Electrical Characteristics**


### **AC General Purpose IO Specifications**

Parameter	Description	5.0V/3.3V		2.7V		Unit	Notes
Farameter	Description	Min	Max	Min	Max	Offic	Notes
TRise0	Rise time, strong mode, Cload = 50pF, Port 0	15	80	15	100	ns	Vdd = 2.4V to 3.0V, 10% - 90%
TRise1	Rise time, strong mode, Cload = 50pF, Port 1	10	50	10	70	ns	Vdd = 2.4V to 3.0V, 10% - 90%
TFall	Fall time, strong mode, Cload = 50pF, All Ports	10	50	10	70	ns	Vdd = 2.4V to 3.0V, 10% - 90%

# AC I<sup>2</sup>C Specifications

Doromotor	Deceription	Standar	rd Mode	Fast	Mode	l lmit	Notes
Parameter	Description	Min	Max	Min	Max	Unit	Notes
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	0	400	KHz	Fast mode not supported for Vdd < 3.0V
T <sub>HDSTAI2C</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs	
T <sub>LOWI2C</sub>	LOW period of the SCL clock	4.7	-	1.3	-	μs	
T <sub>HIGHI2C</sub>	HIGH period of the SCL clock	4.0	-	0.6	-	μs	
T <sub>SUSTAI2C</sub>	Setup time for a repeated START condition	4.7	-	0.6	-	μs	
T <sub>HDDATI2C</sub>	Data hold time	0	-	0	-	μs	
T <sub>SUDATI2C</sub>	Data setup time	250	-	100	-	ns	
T <sub>SUSTOI2C</sub>	Setup time for STOP condition	4.0	-	0.6	-	μs	
T <sub>BUFI2C</sub>	BUS free time between a STOP and START condition	4.7	-	1.3	-	μs	
T <sub>SPI2C</sub>	Pulse width of spikes suppressed by the input filter	-	-	0	50	ns	

Figure 2. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus





# **Ordering Information**

Ordering Code	Package Diagram	Package Type	Operating Temperature
CY8C20140-SX1I	51-85066	8 SOIC	Industrial

### Thermal Impedances by Package

Package	Typical θ <sub>JA</sub> <sup>[1]</sup>
8 SOIC	127.22 °C/W


#### Note

#### **Solder Reflow Peak Temperature**

Package	Minimum Peak Temperature <sup>[2]</sup>	Maximum Peak Temperature
8 SOIC	240 °C	260 °C

#### Note

### **Package Diagram**



51-85066-\*C

<sup>1.</sup>  $T_J = T_A + Power \times \theta_{JA}$ 

Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



#### **Document History Page**

Document Title: CY8C20142 CapSense <i>LITE</i> - 4 Configurable IOs Document Number: 001-32159				
REV.	ECN.	Issue Date	Orig. of Change	Description of Change
**	1494145	See ECN	TUP/AESA	New Datasheet

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-32159 Rev. \*\*

Revised September 19, 2007

Page 10 of 10

PSoC Designer™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. All products and company names mentioned in this document may be the trademarks of their respective holders.