

128K x 8 HIGH-SPEED CMOS STATIC RAM

JANUARY 1996

FEATURES

- High-speed access time: 15, 20, 25 ns
- Low active power: 750 mW (typical)
- Low standby power: 2 mW (typical) CMOS standby
- Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- Single 5V (±10%) power supply

DESCRIPTION


The *ISSI* IS61C1024H is a very high-speed, low power, 131,072-word by 8-bit CMOS static RAM. They are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When $\overline{\text{CE1}}$ is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs, $\overline{CE1}$ and CE2. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS61C1024H is available in 32-pin 300-mil and 400-mil plastic SOJ packages.

FUNCTIONAL BLOCK DIAGRAM




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1995. Integrated Silicon Solution. Inc.

PIN DESCRIPTIONS

A0-A16	Address Inputs
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Input/Output
Vcc	Power
GND	Ground

PIN CONFIGURATION 32-Pin SOJ



OPERATING RANGE

Range	Ambient Temperature	V cc ⁽¹⁾
Commercial	0°C to +70°C	5V ± 10%

TRUTH TABLE

Mode	WE	CE1	CE2	ŌĒ	I/O Operation	Vcc Current
Not Selected	Χ	Н	Х	Χ	High-Z	IsB1, IsB2
(Power-down)	Χ	Χ	L	Χ	High-Z	Isb1, Isb2
Output Disabled	Н	L	Н	Н	High-Z	lcc1, lcc2
Read	Н	L	Н	L	D out	loc1, loc2
Write	L	L	Н	Х	Din	loc1, loc2

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
P⊤	Power Dissipation	1.5	W
Іоит	DC Output Current (LOW)	20	mA

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

Notes

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: TA = 25°C, f = 1 MHz, Vcc = 5.0V.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V OH	Output HIGH Voltage	Vcc = Min., IoH = -4.0 mA	2.4	_	V
V OL	Output LOW Voltage	Vcc = Min., lol = 8.0 mA	_	0.4	V
V _{IH}	Input HIGH Voltage		2.2	Vcc + 0.5	V
VIL	Input LOW Voltage(1)		-0.3	8.0	V
Lu	Input Leakage	GND ≤ VIN ≤ Vcc	– 5	5	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ Vcc, Outputs Disabled	- 5	5	<u>μ</u> Α

Notes:

POWER SUPPLY CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		ns Max.		ns Max.		ns Max.	Unit
lcc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	_	220	_	190	_	180	mA
Isb1	TTL Standby Current (TTL Inputs)	$\begin{aligned} &\text{Vcc} = \text{Max.,} \\ &\text{Vin} = \text{ViH or ViL} \\ &\overline{\text{CE1}} \geq \text{ViH or} \\ &\text{CE2} \leq \text{ViL,} \ f = 0 \end{aligned}$	_	60	_	60	_	60	mA
lsB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:controller} \begin{split} & \frac{\text{Vcc} = \text{Max.,}}{\text{CE1}} \geq \text{Vcc} - 0.2\text{V,} \\ & \text{CE2} \leq 0.2\text{V,} \\ & \text{Vin} \geq \text{Vcc} - 0.2\text{V, or} \\ & \text{Vin} \leq 0.2\text{V, f} = 0 \end{split}$	_	50	_	50	_	50	mA

^{1.} $V_{IL} = -3.0V$ for pulse width less than 10 ns.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-15 ns -20 ns		-15 ns -20 ns		-25 ns	
Symbol	Parameter	Min.	Max.	Min. Max.	Min. Max.	Unit	
trc	Read Cycle Time	15	_	20 —	25 —	ns	
taa	Address Access Time	_	15	— 20	— 25	ns	
toha	Output Hold Time	3	_	3 —	3 —	ns	
tace1	CE1 Access Time	_	15	— 20	— 25	ns	
tace2	CE2 Access Time	_	15	— 20	— 25	ns	
tDOE	OE Access Time	_	7	— 9	— 9	ns	
tlzoe ⁽²⁾	OE to Low-Z Output	0	_	0 —	0 —	ns	
thzoe(2)	OE to High-Z Output	0	6	0 7	0 10	ns	
tLZCE1(2)	CE1 to Low-Z Output	2	_	3 —	3 —	ns	
tlzce2(2)	CE2 to Low-Z Output	2	_	3 —	3 —	ns	
thzce(2)	CE1 or CE2 to High-Z Output	0	8	0 9	0 10	ns	
tpu ⁽³⁾	CE1 or CE2 to Power-Up	0	_	0 —	0 —	ns	
t _{PD} (3)	CE1 or CE2 to Power-Down	_	12	— 18	— 20	ns	

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing	1.5V
and Reference Level	
Output Load	See Figures 1a and 1b

AC TEST LOADS




Figure 1a.






Figure 1b.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- WE is HIGH for a Read Cycle.
 The device is continuously selected. OE, CE1 = VIL, CE2 = VIH.
- 3. Address is valid prior to or coincident with $\overline{\text{CE1}}$ LOW and CE2 HIGH transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range, Standard and Low Power)


Symbol	Parameter	-15 Min.	ns Max.	-20 ns Min. Max.	-25 Min.	ns Max.	Unit
twc	Write Cycle Time	15	_	20 —	25	_	ns
tsce1	CE1 to Write End	12	_	15 —	20	_	ns
tsce2	CE2 to Write End	12	_	15 —	20	_	ns
taw	Address Setup Time to Write End	12	_	15 —	20	_	ns
tha	Address Hold from Write End	0	_	0 —	0	_	ns
tsa	Address Setup Time	0	_	0 —	0	_	ns
tpwE ⁽⁴⁾	WE Pulse Width	10	_	12 —	15		ns
tsp	Data Setup to Write End	8	_	10 —	12		ns
thD	Data Hold from Write End	0	_	0 —	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	7	— 10	_	12	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	2	_	2 —	2	_	ns

Notes:


- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 4. Tested with OE HIGH.

AC WAVEFORMS

WRITE CYCLE NO. 1 (WE Controlled)(1,2)



WRITE CYCLE NO. 2 (CE1, CE2 Controlled)(1,2)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE1}}$ LOW, CE2 HIGH and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.


ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
15	IS61C1024H-15J	300-mil Plastic SOJ
15	IS61C1024H-15K	400-mil Plastic SOJ
20	IS61C1024H-20J	300-mil Plastic SOJ
20	IS61C1024H-20K	400-mil Plastic SOJ
25	IS61C1024H-25J	300-mil Plastic SOJ
25	IS61C1024H-25K	400-mil Plastic SOJ

300-mil Plastic SOIC (J-Bend)

Package Code: J




300-mil Plastic SOIC (J-bend) (J)						
		Inches	3			
Symbol	Min	Max	Min	Max		
Ref. Std.						
No. Leads	28	3	32	2		
Α	0.128	0.140	_	0.140		
A1	0.020	0.030	0.020	_		
A2	0.095	0.105	0.095	0.105		
В	0.016	0.022	0.016	0.022		
b	0.026	0.032	0.026	0.032		
С	0.008	0.014	0.008	0.014		
D	0.700	0.730	0.815	0.835		
E	0.321	0.347	0.325	0.345		
E1	0.292	0.305	0.295	0.305		
E2	0.245	0.285	0.247	0.287		
е	0.050 BSC 0.050 BSC		BSC			
S	0.023	0.045	0.023	0.035		

- Controlling dimension: inches, unless otherwise specified.
 BSC = Basic lead spacing between centers.
- 3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

400-mil Plastic SOIC (J-Bend)

Package Code: K



400-mil Plastic SOIC (J-bend) (K)					
Inches					
Symbol	Min	Max	Min	Max	
Ref. Std.					
No. Leads	28		32	32	
Α	0.128	0.148	0.131	0.145	
A1	0.025	_	0.025	_	
A2	0.082	_	0.082	_	
В	0.016	0.020	0.013	0.021	
b	0.026	0.032	0.024	0.032	
С	0.007	0.0125	0.006	0.012	
D	0.720	0.730	0.820	0.830	
Е	0.435	0.445	0.430	0.445	
E1	0.395	0.405	0.395	0.405	
E2	0.360	0.380	0.354	0.380	
е	0.050 BSC		0.050	0.050 BSC	
S	_	0.035	_	0.045	

- 1. Controlling dimension: inches, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- 3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
 4. Formed leads shall be planar with respect to one another
- within 0.004 inches at the seating plane.

NOTICE

Integrated Silicon Solution, Inc., reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. Integrated Silicon Solution, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, Integrated Silicon Solution, Inc. shall not be liable for any damages arising as a result of any error or omission.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of Integrated Silicon Solution, Inc. is adequately protected under the circumstances.

Copyright 1996 Integrated Silicon Solution, Inc.

Reproduction in whole or in part, without the prior written consent of Integrated Silicon Solution, Inc., is prohibited.

Integrated Silicon Solution, Inc.

680 Almanor Avenue Sunnyvale, CA 94086

Tel: (408) 733-4774 Fax: (408) 245-4774