**FUJITSU** 

PRODUCT PROFILE SHEET

# MB8118160A-60/-70 CMOS 1M X 16BIT FAST PAGE MODE DYNAMIC RAM

### CMOS 1,048,576 x 16BIT Fast Page Mode Dynamic RAM

The Fujitsu MB8118160A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB8118160A features a "fast page" mode of operation whereby high-speed random access of up to 1,024 x 16 bits of data within the same row can be selected. The MB8118160A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8118160A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8118160A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8118160A are not critical and all inputs are TTL compatible.

#### **PRODUCT LINE & FEATURES**

	Parameter	MB8118160A 60	MB8118160A -70		
RAS Acc	ess Time	60ns max.	70ns max.		
Random	Cycle Time	110ns min.	130ns min.		
Address	Access Time	30ns max. 35ns max.			
CAS Acc	ess Time	15ns max.	17ns max.		
Fast Pag	e Mode Cycle Time	40ns min.	45ns min.		
Low Pow-	Operating current	880m <b>W</b> max.	825m <b>W</b> max.		
er Dissipation	Standby current	11mW max. (TTL level) / 5	.5mW max. (CMOS level)		


- 1,048,576 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 1,024 refresh cycles every 16.4ms
- · Self refresh function

- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

### ABSOLUTE MAXIMUM RATINGS (see NOTE)

Param eter	Symbol	Value	Unit
Voltage at any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to + 7.0	٧
Voltage of $V_{CC}$ supply relative to $V_{SS}$	V <sub>CC</sub>	-0.5 to + 7.0	٧
Power Dissipation	PD	1.0	W
Short Circuit Output Current	lout	50	mA
Operating Temperature	T <sub>OPE</sub>	0 to + 70	°C
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Plastic SOJ Package (LCC-42P-M01)




Plastic TSOP Packages (FPT-50P-M06)

### Package and Ordering Information

- 42-pin plastic (400mil) SOJ, order as MB8118160A-xxPJ
- 50-pin plastic (400mil) TSOP-II with normal bend leads, order as MB8118160A-xxPFTN


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



# CAPACITANCE (TA = 25°C, f = 1MHz)

Parameter	Symbol	Max	Unit
Input Capacitance, A0 to A9	C <sub>IN1</sub>	5	pF
Input Capacitance, RAS, ECAS, UCAS, WE, OE	C <sub>IN2</sub>	5	pF
Input/Output Capacitance, DQ1 to DQ16	C <sub>DQ</sub>	7	pF

### PIN ASSIGNMENTS AND DESCRIPTIONS



MB 811 81 60 A-60 MB 811 81 60 A-70

## RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp.
Supply Voltage		$V_{\rm CC}$	4.5	5.0	5.5	V	
Supply Voltage	Ш	V <sub>SS</sub>	0	0	0	V	.00.01. 700.0
Input High Voltage, all inputs	1	V <sub>IH</sub>	2.4	_	6.5	٧	0° C to +70° C
Input Low Voltage, all inputs*	1	V <sub>IL</sub>	-0.3	_	0.8	V	

<sup>\* :</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

### **FUNCTIONAL OPERATION**

### **ADDRESS INPUTS**

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A0 to A9) are available, the column and row inputs are separately strobed by  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  and  $\overline{\text{RAS}}$  as shown in Figure 1. First, ten row address bits are input on pins A0—through—A9 and latched with the row address strobe ( $\overline{\text{RAS}}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{\text{RAH}}$  (min) +  $t_{\text{T}}$  is automatically treated as the column address.

### **WRITE ENABLE**

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

### **DATA INPUT**

Input data is written into memory in either of three basic ways—an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}$  /  $\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ1-DQ8 is strobed by LCAS and DQ9-DQ16 is strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each  $\overline{LCAS}$  and  $\overline{UCAS}$  because  $\overline{WE}$  goes Low before  $\overline{LCAS}$  /  $\overline{UCAS}$ . in a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{LCAS}$  /  $\overline{UCAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

### DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

t<sub>BAC</sub>: from the falling edge of RAS when t<sub>BCD</sub> (max) is satisfied.

t<sub>CAC</sub> : from the falling edge of <u>ICAS</u> (for DQ1-DQ8) <u>UCAS</u> (for DQ9-DQ16) when t<sub>RCD</sub> is greater than t<sub>RCD</sub> (max).

t<sub>AA</sub> : from column address input when t<sub>RAD</sub> is greater than t<sub>RAD</sub> (max).

 $t_{OEA}$  : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after  $t_{RAC}$ ,  $t_{CAC}$ , or  $t_{AA}$ , and  $t_{RCD}$  (mix.) is satisfied.

The data remains valid until either LCAS / UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

### **FAST PAGE MODE OF OPERATION**

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024x16-bits can be accessed and, when multiple MB8118160As are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

Edition 1.2

MB 811 81 60 A-60 MB 811 81 60 A-70

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

_		_	2 0.0		Value			
P aram etei	Notes .	Symbol	Conditions	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Unit			
Output high voltage	1	V <sub>OH</sub>	I <sub>OH</sub> = -5.0mA	2.4	_	_	v	
Output low voltage	1	$V_{OL}$	I <sub>OL</sub> = +4.2mA	_	_	0.4	V	
Input leakage current (any input)		l <sub>I(L)</sub>	$4.5V \le V_{CC} \le 5.5V$ ; $V_{SS} = 0V$ ; All other pins	<b>-1</b> 0	_	10	μΑ	
Output leakage current		I <sub>DO(L)</sub>		<b>-1</b> 0	_	10		
Operating current (Average power	MB8118160A-60	T BAS & LCAS TICAS eveling:		160	A			
supply current) 2	MB8118160A-70	l <sub>CC1</sub>	t <sub>RC</sub> = min	_	_	150	mA	
Standby current (Power supply	TTL level	_	RAS = LCAS, UCAS = V <sub>IH</sub>			2.0	mA	
current) 2	CMOS level	I <sub>CC2</sub>	$\overline{RAS} = \overline{LCAS}, \overline{UCAS} \ge V_{CC}-0.2V$	_	_	1.0	1112.1	
Refresh current #1 (Average power	MB8118160A-60		ECAS, UCAS = V <sub>IH</sub> , RAS cycling;			160	A	
supply current) 2	MB8118160A-70	lCC3	t <sub>RC</sub> = min	_	_	150	mA	
Fast Page Mode	MB8118160A-60		RAS = V <sub>IL</sub> , ECAS, UCAS cycling;			100	m A	
Current 2	MB8118160A-70	I <sub>CC4</sub>	t <sub>PC</sub> = min	_	_	90	mA	
Refresh current #2	MB8118160A-60		RAS cycling;			160	A	
(Average power supply current) 2	MB8118160A-70	I <sub>CC5</sub>	CAS-before-RAS; t <sub>RC</sub> = min	_	_	150	mA	
Refresh current #3 (Average power sup-	MB8118160A-60	1	RAS = VIL, CAS = VIL					
ply current)	MB8118160A-70	'CC9	Self refresh; trass = min.		_	1000	μΑ	

Edition 1.2

MB8118160A-60 MB8118160A-70

## **AC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

K*-	Doomstr	e.,t1	MB8118160A-60 MB8118160A-70				
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Unit
1	Time Between Refresh	t <sub>REF</sub>	1	16.4	1	16.4	ms
2	Random Read/Write Cycle Time	t <sub>RC</sub>	110	_	130	_	ns
3	Read-Modify-Write Cycle Time	t <sub>RWC</sub>	150	_	174	_	ns
4	Access Time from RAS 6,9	t <sub>RAC</sub>	1	60	1	70	ns
5	Access Time from CAS 7,9	tcac	_	15	_	17	ns
6	Column Address Access Time 8,9	t <sub>AA</sub>	_	30	_	35	ns
7	Output Hold Time	t <sub>OH</sub>	3	_	3	_	ns
8	Output Buffer Tum On Delay Time	t <sub>ON</sub>	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time 10	t <sub>OFF</sub>	-	15	-	17	ns
10	Transition Time	t <sub>T</sub>	3	50	3	50	ns
11	RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	ns
12	RAS Pulse Width	t <sub>RAS</sub>	60	100000	70	100000	ns
13	RAS Hold Time	t <sub>RSH</sub>	15	_	17	_	ns
14	CAS to RAS Precharge Time	t <sub>CRP</sub>	5	-	5	_	ns
15	RAS to CAS Delay Time 11,12	t <sub>RCD</sub>	20	45	20	53	ns
16	CAS Pulse Width	t <sub>CAS</sub>	15	_	17	_	ns
17	CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	ns
18	CAS Precharge Time (Normal) 19	t <sub>CPN</sub>	10	_	10	_	ns
19	Row Address Set Up Time	tasr	0	_	0	_	ns
20	Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	ns
21	Column Address Set Up Time	tasc	0	_	0	_	ns
22	Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	ns
23	Column Address Hold Time from RAS	t <sub>AR</sub>	35	_	35	_	ns
24	RAS to Column Address Delay Time 13	t <sub>RAD</sub>	15	30	15	35	ns
25	Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	35	_	ns
26	Column Address to CAS Lead Time	t <sub>CAL</sub>	30	_	35	_	ns
27	Read Command Set Up Time	t <sub>RCS</sub>	0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	t <sub>RCH</sub>	0	_	0	_	ns
30	Write Command Set Up Time 15,20	twcs	0	_	0	_	ns
31	Write Command Hold Time	twcH	15	_	15	_	ns
32	Write Hold Time from RAS	twcn	35	_	35	_	ns
33	WE Pulse Width	t <sub>WP</sub>	15	_	15	_	ns
34	Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	17	_	ns
35	Write Command to CAS Lead Time	tcwL	15	_	17	_	ns

Edition 1.2

MB 811 81 60 A-60 MB 811 81 60 A-70

# AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

			MB8118	160A-60	MB8118	1 60 A-70	
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Unit
36	DIN Set Up Time	t <sub>DS</sub>	0	_	0	_	ns
37	DIN Hold Time	t <sub>DH</sub>	15	_	15	_	ns
38	Data Hold Time from RAS	t <sub>DHR</sub>	35	1	35	_	ns
39	RAS to WE Delay Time 20	t <sub>RWD</sub>	80	1	92	_	ns
40	CAS to WE Delay Time 20	t <sub>CWD</sub>	35	1	39	_	ns
41	Column Address to WE Delay Time 20	t <sub>AWD</sub>	50	-	57	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	t <sub>RPC</sub>	5	ı	5	_	ns
43	CAS Set Up Time for CAS-before- RAS Refresh	t <sub>CSR</sub>	0	1	0	_	ns
44	CAS Hold Time for CAS-before- RAS Refresh	t <sub>CHR</sub>	10	_	12	_	ns
45	Access Time from OE 9	t <sub>OEA</sub>	_	15	-	17	ns
46	Output Buffer Turn Off Delay from OE	t <sub>OEZ</sub>	_	15	_	17	ns
47	OE to RAS Lead Time for Valid Data	toel	10	_	10	_	ns
48	OE Hold Time Referenced to WE 16	t <sub>OEH</sub>	5	1	5	_	ns
49	OE to Data In Delay Time	t <sub>OED</sub>	15	_	17	_	ns
50	CAS to Data In Delay Time	t <sub>CDD</sub>	<b>1</b> 5	1	<b>1</b> 7	_	ns
51	DIN to CAS Delay Time 17	t <sub>DZC</sub>	0	1	0	_	ns
52	DIN to OE Delay Time	t <sub>DZO</sub>	0	1	0	_	ns
60	Fast Page Mode RAS Pulse width	trasp	_	100000	ı	100000	ns
61	Fast Page Mode Read/Write Cycle Time	t <sub>PC</sub>	40	-	45	_	ns
62	Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PRWC</sub>	80	_	89	_	ns
63	Access Time from CAS Precharge 9,18	t <sub>CPA</sub>	_	35	_	40	ns
64	Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	tRHCP	35	_	40	_	ns
66	Fast Page Mode CAS Precharge to WE Delay Time	t <sub>CPWD</sub>	55	_	62	_	ns

### Edition 1.2

### MB 811 81 60 A - 60 MB 811 81 60 A - 70

#### Notes:

- Referenced to V<sub>SS</sub>.
- I<sub>CC</sub> depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
   I<sub>CC</sub> depends on the number of address change as RAS = V<sub>IL</sub>
- $\overline{S}=V_{IH}$ ,  $\overline{LCAS}=V_{IH}$  and  $V_{IL}>-0.3V$ .
  - $$\begin{split} I_{CC1},\ I_{CC3}\ I_{CC4}\ and\ I_{CC5}\ are\ specified\ at\ one\ time\ of\ address\\ change\ during\ \overline{RAS}=V_{IL}\ and\ \overline{UCAS}=V_{IH},\ \overline{LCAS}=V_{IH}.\\ I_{CC2}\ is\ specified\ during\ \overline{RAS}=V_{IH}\ and\ V_{IL}>-0.3V. \end{split}$$
- 3. An initial pause (RAS = CAS = V<sub>IH</sub>) of 200µs is required after power-up followed by any eight RAS—only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume t<sub>T</sub> = 5ns.
- 5.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max), t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will be increased by the amount that t<sub>RCD</sub> exceeds the value shown. Refer to Fig.2 and 3.
- 7. If  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max), and  $t_{ASC} \ge t_{AA}$   $-t_{CAC}$ – $t_{T}$ , access time is  $t_{CAC}$ .
- 8. If  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{ASC} \le t_{AA} t_{CAC} t_{T_i}$  access time is  $t_{AA}$ .
- 9. Measured with a load equivalent to two TTL loads and 50pF.
- t<sub>OFF</sub> and t<sub>OEZ</sub> are specified that output buffer change to high impedance state.
- 11. Operation within the  $t_{RCD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met.  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .

- 12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) +  $2t_T$  +  $t_{ASC}$  (min).
- 13. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, access tome is controlled exclusively by t<sub>CAC</sub> or t<sub>AA</sub>.
- 14. Either t<sub>RBH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- t<sub>WCS</sub> is specified as a reference point only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min) the data output pin will remain High-Z state through entire cycle.
- Assumes that twcs < twcs (min).</li>
- Either t<sub>DZC</sub> or t<sub>DZO</sub> must be satisfied.
- 18. t<sub>CPA</sub> is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if t<sub>CP</sub> is long, t<sub>CPA</sub> is longer than t<sub>CPA</sub> (max).
- Assumes that CAS-before-RAS refresh.
- 20.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and  $D_{OUT}$  pin will maintain high impedance state through out the entire cycle. If  $t_{CWD} \ge t_{CWD}$  (min),  $t_{RWD} \ge t_{RWD}$  (min), and  $t_{AWD} \ge t_{AWD}$  (min),  $t_{CPWD} \ge t_{CPWD}$  (min), the cycle is

### modify-write


cycle and data from the selected cell will appear at the  $D_{OUT}$  pin.

read-

ther of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the D<sub>OUT</sub> pin, and write operation can be executed by satisfying t<sub>RWL</sub>, t<sub>CWL</sub>, and t<sub>RAL</sub> specifications.

# - PRELIMINARY Edition 1.2

MB 811 81 60 A-60 MB 811 81 60 A-70




## **FUNCTIONAL TRUTH TABLE**

		Clock Input				Add	Address Input/Ou			tput Dat	ut Data		
Operation Mode							L .	DQ1 t	o DQ8	DQ9 to	DQ16	Refresh	Note
	RAS	LCAS	UCAS	WE	ŌĒ	Row	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	-	-	-	High-Z	_	High-Z	-	
Read Cycle	L	L H L	I	Н	L	Valid	Valid	-	Valid High-Z Valid	ı	High-Z Valid Valid	Yes*	t <sub>RCS</sub> ≥ t <sub>RCS</sub> (min)
Write Cycle (Early Write)	L	L H L	HLL	L	х	Valid	Valid	Valid - Valid	High-Z	– Valid Valid	High-Z	Yes*	t <sub>WCS</sub> ≥ t <sub>WCS</sub> (min)
Read-Modify- Write Cycle	L	L H L	HLL	H <b>→</b> L	L <b>→</b> Н	Valid	Valid	Valid - Valid	Valid High-Z Valid	– Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	х	Valid	_	_	High-Z	-	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	L	Х	х	_	_	-	High-Z	ı	High-Z	Yes	t <sub>CSR</sub> ≥ t <sub>CSR</sub> (min)
Hidden Refresh Cycle	H <b>→</b> L	L H L	Ħ니니	н→х	L	_	_	_	Valid High-Z Valid	-	High-Z Valid Valid	Yes	Previous da is kept

X; "H" or "L"

<sup>\*;</sup> It is impossible in Fast Page Mode.

### Edition 1.2




To implement a read operation, a valid address is latched by the  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$  address strobes and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a low level, the output is valid once the memory access time has elapsed.  $\overline{LCAS}$  controls the input/output data on  $\overline{DQ1}$ — $\overline{DQ8}$  pins,  $\overline{UCAS}$  controls one on  $\overline{DQ8}$ — $\overline{DQ16}$  pins. The access time is determined by  $\overline{RAS}(t_{RAC})$ ,  $\overline{LCAS}/\overline{UCAS}(t_{CAC})$ ,  $\overline{OE}(t_{OEA})$  or column addresses  $(t_{AA})$  under the following conditions:

If  $t_{RCD} > t_{RCD}(max)$ , access time =  $t_{CAC}$ .

If  $t_{RAD} > t_{RAD}(max)$ , access time =  $t_{AA}$ 


If  $\overline{OE}$  is brought Low after  $t_{RAC}$ ,  $t_{CAC}$ , or  $t_{AA}$  (whichever occurs later), access time =  $t_{OEA}$ .

However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.





### DESCRIPTION

A write cycle is similar to a read cycle except WE is set to a Low state and  $\overline{OE}$  is an "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, delayed write, or read-modify-write. During all write cycles, timing parameters  $t_{RWL}$ ,  $t_{CWL}$ ,  $t_{RAL}$  and  $t_{CAL}$  must be satisfied. In the early write cycle shown above  $t_{WCS}$  satisfied, data on the DQ pins are latched with the falling edge of  $L\overline{CAS}$  or  $\overline{UCAS}$  and written into memory.













Edition 1.2



Edition 1.2 MB8118160A-60









### DESCRIPTION


Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4—milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.









A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter.

Column Addresses: Bits A0 through A9 are defined by latching levels on A0–A9 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

### (At recommended operating conditions unless otherwise noted.)

			•				
No.	S	A	MB8118	160A-60	MB8118	160A-70	
	Parameter	Symbol	Min	Max	Min	Max	Unit
90	Access Time from CAS	t <sub>FCAC</sub>	_	50	_	55	ns
91	Column Address Hold Time	t <sub>FCAH</sub>	35	1	35	1	ns
92	CAS to WE Delay Time	t <sub>FCWD</sub>	70	1	77	-	ns
93	CAS Pulse width	t <sub>FCAS</sub>	90	1	99	-	ns
94	RAS Hold Time	t <sub>FRSH</sub>	90	_	99	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

MB 811 81 60 A-60 MB 811 81 60 A-70



(At recommended operating conditions unless otherwise noted.)

		•					
100			MB 8118	260A-60	MB8118	160A-70	Unit
No.	Parameter	Symbol	Min	Max	Min	Max	Unit
100	RAS Pulse Width	t <sub>RASS</sub>	100	_	100	_	μs
101	RAS Precharge Time	t <sub>RPS</sub>	110		125		ทร
102	CAS Hold Time	t <sub>CHS</sub>	-50		-50		ns

Note. Assumes self refresh cycle only.

### DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator. If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of tRASS (more than 100µs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified tCHS min.. In this time, RAS must be kept "H" with specified tRPS min..

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

### Restriction for Self Refresh operation;

For self refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles
   Self refresh cycles can be executed without special rule if 1,024 cycles of distributed CBR refresh are executed within tREF max..
- 2) In the case that burst CBR refresh or distributed/burst RAS only refresh are operated between read/write cycles 1,024 times of burst CBR refresh or 1,024 times of burst RAS only refresh must be executed before and after Self refresh cycles.



\* Read/write operation can be performed non refresh time within t<sub>NS</sub> or t<sub>SN</sub>.

## PACKAGE DIMENSIONS

(Suffix: -PJ)




Edition 1.2

MB 811 81 60 A-60 MB 811 81 60 A-70

### PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)



#### All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The products described in this document are not intended for use in equipment requiring high reliability, such as marine relays and medical life—support systems. For such applications, contact your Fujitsu sales representative.

If the products and technologies described in this document are controlled by the Foreign Exchange and Foreign Trade Control Act established in Japan, their export is subject to prior approval based on the said act.

Visit our web site for the latest information:

http://www.fujitsumicro.com

### **Customer Response Center:**

For semiconductor products, flat panel displays, and PC cards in the U.S., Canada and Mexico, please contact the Fujitsu Microelectronics Customer Response Center (CRC). The CRC provides a single point of contact for resolving customer issues and answering technical questions.

Web: Click on Tech Support in the FMI home page, then submit our form

Tel: Telephone: 1-800-866-8608 Monday through Friday, 7 to 5 PST

Outside U.S., Canada & Mexico call: 010-1-408-922-9000 and ask

for the Customer Response Center. (Note: Country Code may vary)

**Fax:** (408) 922–9179

**E-Mail:** fmicrc@fmi.fujitsu.com

MP-DRAM-DS-20103-6/96