

TWO CHANNEL 14- AND 16-BIT TRACKING S/D CONVERTERS

DESCRIPTION

The SDC-14600/05 Series are small low cost dual synchro- or resolver-to-digital converters. The SDC-14600 Series is fixed at 14 bits, the SDC-14605 at 16 bits. The two channels are independent tracking types but share digital output pins and a common reference.

The velocity output (VEL) from the SDC-14600/05 Series, which can be used to replace a tachometer, is a 4 V signal referenced to ground with a linearity of 1% of output voltage.

A \overline{BIT} output is optional and is a logic line that indicates LOS or excessive converter error. Due to pin limitations this option will exclude the velocity output (contact factory).

SDC-14600/05 Series converters are available with operating temperature ranges of 0°C to +70°C and -55°C to +125°C, and MIL-PRF-38534 processing is available.

APPLICATIONS

With its low cost, small size, high accuracy, and versatile performance, the SDC-14600/05 Series converters are ideal for use in modern high-performance military and industrial position control systems. Typical applications include radar antenna positioning, navigation and fire control systems, motor control, and robotics.

FEATURES

- **Fixed 14- or 16-Bit Resolution**
- **Small Size 28 Pin DDIP Package**
- **Two Independent Converters**
- **Low Cost**
- **Velocity Output Eliminates Tachometer**
- **Optional \overline{BIT} Output**
- **High Reliability Single Chip Monolithic**
- **-55°C to +125°C Operating Temperature Range**
- **MIL-PRF-38534 Processing Available**




FIGURE 1. SDC-14600/05 BLOCK DIAGRAM (one channel)

TABLE 1. SDC-14600/05 SPECIFICATIONS (Each Channel)			
These specs apply over the rated power supply temperature and reference frequency ranges; 10% signal amplitude variation and 10% harmonic distortion. Each Channel unless stated otherwise			
PARAMETER	UNIT	VALUE	
RESOLUTION	Bits	14	16
ACCURACY	Min	4(8) + 1 LSB	2(4) + 1 LSB
REPEATABILITY	LSB	1 max	
DIFFERENTIAL LINEARITY	LSB	1 max	
REFERENCE INPUT		(+REF -REF) Common to Both Channels differential	
Type		2 & 11.8V units	90V unit
Voltage Range	Vrms	2 - 35	10-130
Frequency	Hz	360 - 5000	See Note.
Input Impedance single ended	Ohm	60k	270k min
differential	Ohm	120k	540k min
Common Mode Range	Vpeak	50, 100 transient	200, 300 transient
SIGNAL INPUT CHARACTERISTICS		Each Channel	
90V Synchro Input (L-L)			
Zin line-to-line	Ohm	123k	
Zin line-to-ground	Ohm	80k	
Common Mode Voltage	V	180 max	
11.8V Synchro Input (L-L)			
Zin line-to-line	Ohm	52k	
Zin line-to-ground	Ohm	34k	
Common Mode Voltage	V	30 max	
11.8V Resolver Input (L-L)			
Zin single ended	Ohm	70k	
Zin differential	Ohm	140k	
Common Mode Voltage	V	30 max	
2V Direct Input (L-L)			
Voltage Range	Vrms	2 nom 2.3 max	
Max Voltage No Damage	V	25 cont 100 pk transient	
Input Impedance	Ohm	20 M // 10 pF min	
DIGITAL INPUT/OUTPUT			
Logic Type		TTL/CMOS compatible	
Inputs		Logic 0 = 0.8 V max. Logic 1 = 2.0 V min. Loading =10 μA max P.U. current source to +5 V // 5 pF maximum CMOS transient protected	
Inhibit ($\overline{\text{INH}}$)(common)		Each Channel Logic 0 inhibits ; Data stable within 0.5 μs	
Enable Bits 1 to 8 ($\overline{\text{EM}}$)		Logic 0 enables; Data stable within 150 ns	
Enable Bits 9 to 14(16)(EL)		Logic 1 = High Impedance Data High Z within 100 ns	
Output		Common to Both Channels	
Parallel Data [1-14(16)]	bits	8 parallel lines; 2 bytes natural binary angle, positive logic	

TABLE 1. SDC-14600/05 SPECIFICATIONS (continued)				
PARAMETER	UNIT	VALUE		
DIGITAL INPUT/OUTPUT				
Outputs (continued)				
Drive Capability	TTL	Each Channel 50 pF + Logic 0; 1 TTL load 1.6 mA at 0.4 V max Logic 1; 10 TTL loads -0.4 mA at 2.8 V min		
	CMOS	Logic 0; 100 mV max driving Logic 1; +5 V supply minus 100 mV min driving		
DYNAMIC CHARACTERISTICS		Device Type		
Each Channel				
Input Frequency	Hz	60 Hz		400 Hz
Bandwidth (Closed Loop)	Hz	47 - 5k		360-5k
Ka	1/s ²	15		103
A1	1/s	830		53k
A2	1/s	0.17		1.33
A	1/s	5k		40k
B	1/s	29		230
Resolution	bits	14.5		115
Tracking Rate		14	16	14
typical	rps	1.25	0.31	10
minimum	rps	1	0.25	8
Acceleration (1 LSB lag)	deg/s ²	18	4.5	1160
Settling Time (179° step max)	msec	1100	2500	140
		320		
VELOCITY CHARACTERISTICS		Each Channel		
Polarity		Positive for increasing angle		
Voltage Range (Full Scale)	±V	4.5 typ, 4 min		
Scale Factor	±%	10 typ		20 max
Scale Factor TC	ppm/°C	100 typ		200 max
Reversal Error	±%	1 typ		2 max
Linearity	±%	0.5 typ		1 max
Zero Offset	mV	5 typ		10max
Zero Offset TC	μV/°C	15 typ		30 max
Load	kOhm			20 max
Noise	(Vp/V)%	1 typ		2 max
POWER SUPPLIES		Total Device		
Nominal Voltage	V	+5		-5
Voltage Range	±%	5		10
Max Volt. w/o Damage	V	+7		-7
Current	mA	24 typ,		34 max
TEMPERATURE RANGE				
Operating				
-30X	°C	0 to +70		
-10X	°C	-55 to +125		
Storage	°C	-65 to +150		
PHYSICAL CHARACTERISTICS				
Size	in (mm)	1.48 x 0.78 x 0.2 (37.6 x 19.8 x 5.1)		
Weight	oz	0.66		

Note: 47-5k for 90 V, 60 Hz; 360-5k for 90 V, 400 Hz

THEORY OF OPERATION

The SDC-14600/05 Series of converters are based upon a single chip CMOS custom monolithic. They are implemented using the latest IC technology which merges precision analog circuitry with digital logic to form a complete high performance tracking resolver to digital converter.

FIGURE 1 is the Functional Block Diagram of SDC-14600/05 Series. The converter operates with +5 Vdc power supplies. Analog signals are referenced to analog ground, which is at ground potential. The converter is made up of three main sections; an input front-end, a converter, and a digital interface. The converter front-end differs for synchro, resolver and direct inputs. An electronic Scott-T is used for synchro inputs, a resolver conditioner for resolver inputs and a sine and cosine voltage follower for direct inputs. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 14 bit digital angle ϕ . Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of $\text{SIN}\theta\text{COS}\phi - \text{COS}\theta\text{SIN}\phi = \text{SIN}(\theta-\phi)$ using amplifiers, switches, logic and capacitors in precision ratios.

The converter accuracy is limited by the precision of the computing elements in the CT. In these converters ratioed capacitors are used in the CT, instead of the more conventional precision ratioed resistors. Capacitors used as computing elements with op-amps need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate to eliminate this drifting and at the same time to cancel out the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The dc error is integrated yielding a velocity voltage which in turn drives a voltage controlled oscillator (VCO). This VCO is an incremental integrator (constant voltage input to position rate output) which together with the velocity integrator forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the loop and another lag at higher frequency is introduced to reduce the gain and ripple at the carrier frequency and above.

TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its functional block diagram and its bode plots (open and closed loop); These are shown in FIGURES 1 and 2.

The open loop transfer function is as follows:

$$\text{Open Loop Transfer Function} = \frac{A^2 \left(\frac{S}{B} + 1 \right)}{S^2 \left(\frac{S}{10B} + 1 \right)}$$

where A is the gain coefficient
and B is the frequency of lead compensation

The components of gain coefficient are error gradient, integrator gain, and VCO gain. These can be broken down as follows:

- Error Gradient = 0.011 volts per LSB (CT+Error Amp+Demod)

- Integrator gain = $\frac{1}{R_i C_i}$ volts per second per volt

- VCO Gain = $\frac{1}{1.25 R_V C_V}$ LSBs per second per volt

GENERAL SETUP CONSIDERATIONS

The following recommendations should be considered when connecting the SDC-14600/05 Series converters:

1) Power supplies are ± 5 Vdc. For lowest noise performance it is recommended that a 0.1 μF or larger cap be connected from each supply to ground near the converter package.

2) Direct inputs are referenced to A GND.

INHIBIT AND ENABLE TIMING

The Inhibit ($\overline{\text{INH}}$) signal is used to freeze the digital output angle in the transparent output data latch while data is being transferred. Application of an Inhibit signal does not interfere with the continuous tracking of the converter. As shown in FIGURE 3, angular output data is valid 500 nanoseconds maximum after the application of the low-going inhibit pulse.

Output angle data is enabled onto the tri-state data bus in four bytes. The Enable MSB ($\overline{\text{EM A}}$ or $\overline{\text{EM B}}$) is used for the most significant 8 bits and Enable LSB ($\overline{\text{EL A}}$ or $\overline{\text{EL B}}$) is used for the least significant bits. As shown in FIGURE 4, output data is valid 150 nanoseconds maximum after the application of a low-going enable pulse. The tri-state data bus returns to the high impedance state 100 nanoseconds maximum after the rising edge of the enable signal.




FIGURE 2. BODE PLOTS




FIGURE 3. INHIBIT TIMING




FIGURE 4. ENABLE TIMING




FIGURE 5. SDC-14600/05 MECHANICAL OUTLINE

NO FALSE 180° HANGUP

This feature eliminates the “false 180° reading” during instantaneous 180° step changes; this condition most often occurs when the input is “electronically switched” from a digital-to-synchro converter. If the “MSB” (or 180° bit) is “toggled” on and off, a converter without the “false 180° hangup” feature may fail to respond.

The condition is artificial, as a “real” synchro or resolver can not change its output 180° instantaneously. The condition is most often noticed during wraparound verification tests, simulations, or troubleshooting.

TABLE 2. PINOUT (28 PIN)*

1	S1A(S)	S1A(R)	A GND(D)	28	+REF	(+Reference Input)
2	S2A(S)	S2A(R)	+COS(D)	27	-REF	(-Reference Input)
3	S3A(S)	S3A(R)	+SIN(D)	26	-5 V	(Power Supply)
4	N.C.	S4A(R)	N.C.	25	VEL A	(Velocity Output)
5	Bit 1(MSB)	/Bit 9		24	$\overline{EM A}$	(Enable MSBs)
6	Bit 2	/Bit 10		23	$\overline{EL A}$	(Enable LSBs)
7	Bit 3	/Bit 11		22	GND	(Ground)
8	Bit 4	/Bit 12		21	+5 V	(Power Supply)
9	Bit 5	/Bit 13		20	$\overline{EL B}$	(Enable LSBs)
10	Bit 6	/Bit 14		19	$\overline{EM B}$	(Enable MSBs)
11	Bit 7	/Bit 15**		18	N.C.	S4B(R) N.C.
12	Bit 8	/Bit 16**		17	S3B(S)	S3B(R) +SIN(D)
13	\overline{INH}	(Inhibit)		16	S2B(S)	S2B(R) -COS(D)
14	VEL B	(Velocity Output)		15	S1B(S)	S1B(R) A GND(D)

* Note: (S) = Synchro; (R) = Resolver; (D) = 2 V Resolver Direct

** Note: SDC-14605 Series only

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith.
Specifications are subject to change without notice.



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7389 or 7413

Headquarters - Tel: (631) 567-5600 ext. 7389 or 7413, Fax: (631) 567-7358

Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610

West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988

Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264

Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689

World Wide Web - <http://www.ddc-web.com>



ILC DATA DEVICE CORPORATION
REGISTERED TO ISO 9001
FILE NO. A5976