

## N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

### Features


- 1.25A, 400V
- $r_{DS(on)} = 3.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The 2N6786 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6786 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

### Package

 TO-205AF  
BOTTOM VIEW


### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


**4**  
N-CHANNEL POWER MOSFETS

### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ) Unless Otherwise Specified

|   | 2N6786       | UNITS               |
|---|--------------|---------------------|
| Drain-Source Voltage .....  | 400*         | V                   |
| Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....                       | 400*         | V                   |
| Continuous Drain Current  |              |                     |
| $T_C = +25^\circ\text{C}$ .....   | 1.25*        | A                   |
| $T_C = +100^\circ\text{C}$ .....  | 0.8*         | A                   |
| Pulsed Drain Current .....  | 5.5*         | A                   |
| Gate-Source Voltage .....   | $\pm 20^*$   | V                   |
| Continuous Source Current .....   | 1.25*        | A                   |
| Pulse Source Current .....  | 5.5*         | A                   |
| Maximum Power Dissipation   |              |                     |
| $T_C = +25^\circ\text{C}$ (See Figure 14) .....                         | 15*          | W                   |
| Above $T_C = +25^\circ\text{C}$ , Derate Linearly (See Figure 14) ..... | 0.12*        | W/ $^\circ\text{C}$ |
| Inductive Current, Clamped .....  | 5.5          | A                   |
| (L = 100 $\mu\text{H}$ )  |              |                     |
| Operating and Storage Junction Temperature Range .....                  | -55 to +150* | $^\circ\text{C}$    |
| Maximum Lead Temperature for Soldering .....                            | 300*         | $^\circ\text{C}$    |
| (0.063" (1.6mm) from case for 10s)                                      |              |                     |

\*JEDEC registered values

# Specifications 2N6786

## ELECTRICAL CHARACTERISTICS at $T_c = 25^\circ\text{C}$ (Unless Otherwise Specified)

| CHARACTERISTIC                                       | TEST CONDITIONS   | LIMITS   |      |       | UNITS         |     |
|--|---|--|------|-------|---------------|-----|
|  |   | Min.   | Typ. | Max.  |               |     |
| Drain-Source Breakdown Voltage                       | $BV_{DSS}$<br>$V_{GS} = 0\text{ V}, I_D = 0.25\text{ mA}$                                 | 400*   | —    | —     | V             |     |
| Gate Threshold Voltage                               | $V_{GS(th)}$<br>$V_{GS} = V_{DS}, I_D = 0.5\text{ mA}$                                    | 2.0*   | —    | 4.0*  | V             |     |
| Gate-Source Leakage Forward                          | $I_{GSS}$<br>$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$                                  | —  | —    | 100*  | nA            |     |
| Gate-Source Leakage Reverse                          | $I_{GSS}$<br>$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$                                 | —  | —    | 100*  | nA            |     |
| Zero-Gate Voltage Drain Current                      | $I_{DSS}$<br>$V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$                                 | —  | —    | 250*  | $\mu\text{A}$ |     |
|  | $I_{DSS}$<br>$V_{DS} = 320\text{ V}, V_{GS} = 0\text{ V}, T_C = 125^\circ\text{C}$        | —  | —    | 1000* | $\mu\text{A}$ |     |
| On-State Voltage <sup>■</sup>                        | $V_{DS(on)}$<br>$V_{GS} = 10\text{ V}, I_D = 1.25\text{ A}$                               | —  | —    | 4.5*  | V             |     |
| Static Drain-Source On-State Resistance <sup>■</sup> | $r_{DS(on)}$<br>$V_{GS} = 10\text{ V}, I_D = 0.8\text{ A}, T_A = 25^\circ\text{C}$        | —  | 3.3  | 3.6*  | $\Omega$      |     |
|  | $r_{DS(on)}$<br>$V_{GS} = 10\text{ V}, I_D = 0.8\text{ A}, T_A = 125^\circ\text{C}$       | —  | —    | 7.92* | $\Omega$      |     |
| Diode Forward Voltage <sup>■</sup>                   | $V_{SD}$<br>$T_C = 25^\circ\text{C}, I_S = 1.25\text{ A}, V_{GS} = 0\text{ V}$            | 0.6*   | —    | 1.4*  | V             |     |
| Forward Transconductance <sup>■</sup>                | $g_{fs}$<br>$V_{DS} = 5\text{ V}, I_D = 0.8\text{ A}$                                     | 0.7*   | 1.2  | 2.1*  | S(V)          |     |
| Input Capacitance                                    | $C_{iss}$<br>$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$<br>See Fig. 10 | 60*  | 135  | 200*  | pF            |     |
| Output Capacitance                                   |   | 15*  | 35   | 50*   |               |     |
| Reverse Transfer Capacitance                         |   | 2*   | 8    | 15*   |               |     |
| Turn-On Delay Time                                   |   | $t_d(on)$  | —    | —     |               | 15* |
| Rise Time  | $t_r$   | —  | —    | 20*   | ns            |     |
| Turn-Off Delay Time                                  | $t_d(off)$  | —  | —    | 35*   |               |     |
| Fall Time  | $t_f$   | —  | —    | 30*   |               |     |
| Safe Operating Area                                  | SOA   | $V_{DS} = 200\text{ V}, I_D = 75\text{ mA}$ , See Fig. 16. | 15   | —     | —             | W   |
|  |   | $V_{DS} = 12\text{ V}, I_D = 1.25\text{ A}$ , See Fig. 16. | 15   | —     | —             |     |

## THERMAL RESISTANCE

|                     |                 |                    |   |       |                    |
|---------------------|-----------------|--------------------|---|-------|--------------------|
| Junction-to-Case    | $R_{\theta JC}$ | —                  | — | 8.33* | $^\circ\text{C/W}$ |
| Junction-to-Ambient | $R_{\theta JA}$ | Free Air Operation | — | —     | 175                |

## SOURCE-DRAIN DIODE SWITCHING CHARACTERISTICS (TYPICAL)

|                          |          |  |     |               |
|--------------------------|----------|--|-----|---------------|
| Reverse Recovery Time    | $t_{rr}$ | $T_J = 150^\circ\text{C}, I_F = 1.25\text{ A}, di_F/dt = 100\text{ A}/\mu\text{s}$               | 380 | ns            |
| Reverse Recovered Charge | $Q_{RR}$ | $T_J = 150^\circ\text{C}, I_F = 1.25\text{ A}, di_F/dt = 100\text{ A}/\mu\text{s}$               | 2.7 | $\mu\text{C}$ |
| Forward Turn-On Time     | $t_{on}$ | Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ . |     |               |

\*JEDEC registered value.

■Pulse Test: Pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .




Fig. 1 - Typical output characteristics.






Fig. 2 - Typical transfer characteristics.




92GS-44122

Fig. 3 - Typical saturation characteristics.




92GS-44123

Fig. 4 - Maximum safe operating area.




92GS-44124

Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.



92GS-44125


Fig. 6 - Typical transconductance vs. drain current.



92GS-44126


Fig. 7 - Typical source-drain diode forward voltage.

# 2N6786




92GS-44127

Fig. 8 - Breakdown voltage vs. temperature.




92GS-44128

Fig. 9 - Normalized on-resistance vs. temperature.




92GS-44129

Fig. 10 - Typical capacitance vs. drain-to-source voltage.




92GS-44130

Fig. 11 - Typical gate charge vs. gate-to-source voltage.




92GS-44131

Fig. 12 - Typical on-resistance vs. drain current.




92GS-44132

Fig. 13 - Maximum drain current vs. case temperature.




92GS-44133

Fig. 14 - Power vs. temperature derating curve.



- NOTES:
1. LHO063 CASE GROUNDED.
  2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
  3. PULSE WIDTH = 3 µs, PERIOD = 1 ms, AMPLITUDE = 10 V.


92GS-44134



- NOTES:
- WHEN MEASURING RISE TIME,  $V_{GS(ON)}$  SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME,  $V_{GS(OFF)}$  SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TEST RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

92GS-44135

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET  $V_{DS}$  TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1-µs PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE  $V_{GS}$  UNTIL THE SPECIFIED VALUE OF  $I_D$  AND  $V_{DS}$  ARE OBTAINED. CASE TEMPERATURE = 25°C.
  2. SELECT  $R_S$  SUCH THAT  $I_D \cdot R_S = 2.5 \pm 1$  Vdc.

92GS-44136

Fig. 16 - Safe operating test circuit.